David Banks
|
7150fee0d0
|
VHDL: properly isolate analog additions (now v6.6 as mono on vsync dropped)
Change-Id: Ibe623728d4dee39672fd533c3ee3ff8fa2fd93c6
|
2019-12-22 16:22:18 +00:00 |
David Banks
|
3b58d05cdd
|
CPLD: Updated fitting notes for v6.4
Change-Id: I56c96e0155cbc44e7bd820aeb3f9f3c1c7797d3c
|
2019-04-04 14:08:10 +01:00 |
David Banks
|
b2436c6ffd
|
CPLD: Updated fitting notes for v6.3
Change-Id: Ie4195034fd00e569bf14284b3ac7797a7118b9bd
|
2019-03-31 18:01:16 +01:00 |
David Banks
|
6778315345
|
CPLD: Fixed a bug with half-pixel delay (now v6.2)
Change-Id: I110ba7cb322438801aa26ce51a933a1d7d40804c
|
2019-03-24 12:11:12 +00:00 |
David Banks
|
58fb277106
|
CPLD: Increased counter from 7 back to 8 bits (now v6.1)
Change-Id: Ia803625db0b88204f41de3f81ba5d870d1ea1e40
|
2019-03-24 08:42:36 +00:00 |
David Banks
|
989d098b32
|
Delay reduced to 2 bits plus psync changes (now v6.0)
Change-Id: Ie84ecd1556d796a8edd9080d14ec0e8acbefdd16
|
2019-03-23 18:33:53 +00:00 |
David Banks
|
a2d5ed5722
|
CPLD: Added sync invert function (now v5.0)
Change-Id: Ie1701c5ba25e198e741cb51ce87b33e708b415f1
|
2019-03-14 18:10:30 +00:00 |
David Banks
|
a03b884f3e
|
CPLD: Reverted: Align quad timing back to cycle 0 as before (issues at offset 0)
Change-Id: I83aa6f555695a1cd5a607e676a4b110cfdbf35e9
|
2019-03-13 13:57:51 +00:00 |
David Banks
|
ecc5813441
|
CPLD: Fix long-standing bug concerning offset selection in Mode 0..6
Change-Id: I463f8d8994c365bbbb8d6d8c1ff2804401fc3380
|
2019-03-12 22:42:09 +00:00 |
David Banks
|
55e5d8f683
|
CPLD: Align quad timing back to cycle 0 as before
Change-Id: I0dd0504670f8e79f8139bc5f38bd7f8af52b8950
|
2019-03-12 22:32:08 +00:00 |
David Banks
|
a58cd27837
|
CPLD: Optimize generation of PSync, and allow more skew
Change-Id: Id63a46a5cd909fd22445573666010a635e24a433
|
2019-03-12 21:31:11 +00:00 |
David Banks
|
b4f808ee0d
|
CPLD: Added half-odd and half-even sampling (now v4.0)
Change-Id: Ie349def5dacf1fe73cc15199c3cf4607e2332e7a
|
2019-03-12 18:47:29 +00:00 |
David Banks
|
d568b3be96
|
CPLD: Allow PSYNC duty cycle to be asymmetric
Change-Id: I28bc639a496c845637998303b4d6e29a1dc0bbdf
|
2019-03-08 16:22:19 +00:00 |
David Banks
|
f906cf98a0
|
CPLD: Halt the counter during HSYNC
Change-Id: I54d97c22572218a341e74f4bd861dfcbe66a0043
|
2019-03-08 16:20:38 +00:00 |
David Banks
|
8a21efe080
|
CPLD: Re-order bits when rate=1
Change-Id: Iee51a1916c47d95d4683578836f4c1b6f531e8b8
|
2019-03-08 13:49:25 +00:00 |
David Banks
|
30d1cec731
|
Implement rate bit to support double rate (6 bits/pixel) sampling
Change-Id: I324b9ea804f449e208361071d5081d28f9acf85d
|
2019-03-08 11:39:57 +00:00 |
David Banks
|
0b74c3fdd3
|
CPLD: Reduced counter from 12 to 8 bits, and trigger of rising edge of HSYNC
Change-Id: If1ccc236b5fc7e55c0eb278500a06671b32dc83c
|
2019-03-08 11:14:59 +00:00 |
David Banks
|
d5a13e0077
|
CPLD: Updated fitting notes and .jed file with v2.3
Change-Id: I7a258df7f5f8b9610f8ef24242fbec24ec2f11ec
|
2019-03-08 11:14:59 +00:00 |
David Banks
|
17b6673b13
|
CPLD: Correct issue with delay in 6 clocks/pixel mode
Change-Id: I55c2e8bf34a31d5fcbc2559d9ebc7af7257a71ec
|
2019-02-25 19:57:29 +00:00 |
David Banks
|
8658dfc9cc
|
CPLD: Make bits 7..4 of the MODE 7 offset counter programmable
Change-Id: Icc44f2b90d27548559283236f8a7df749d817d4b
|
2018-10-29 15:26:16 +00:00 |
David Banks
|
7369f6416f
|
CPLD: Reduce csync de-glitch counter to 2 bits
Change-Id: I5752c6f15cc8c69a656187a9c94d5172df276586
|
2018-10-15 21:58:42 +01:00 |
David Banks
|
a91f915022
|
CPLD: De-glitch both states of csync
Change-Id: Id0ad7dca9ab36fc39bef246896c2f4fcc9a34cc1
|
2018-10-15 20:53:12 +01:00 |
David Banks
|
4c9a79cc01
|
CPLD: increased de-glitching (IanB's issue) but still unresolved
Change-Id: I255bdba7d2b42d5078b3e4d616c3b1deee9ca466
|
2018-10-15 16:19:23 +01:00 |
David Banks
|
fc342ad0b0
|
Normal CPLD: de-glitch csync (needs to be low for 3 samples)
Change-Id: I6d071cdd003536bc13dfa7fd24ede67a1a25d56c
|
2018-06-22 11:45:05 +01:00 |
David Banks
|
5383f60c29
|
CPLD: Added configurable half-pixel delay
Change-Id: I98a708d4e6dd753198e8db7d4c03447a61557648
|
2018-06-09 20:41:06 +01:00 |
David Banks
|
c595278204
|
CPLD: Added version support to both CPLDs
Change-Id: Ie2b0698a4ba523b392507349a37a6554daafbc0b
|
2018-06-09 13:24:47 +01:00 |
David Banks
|
9dd59b9990
|
CPLD Normal: Dropped sp_default and made more similar to alternative
Change-Id: Idd72c5478b49bd2977b49b8a3640ed243c259ac9
|
2018-06-09 11:34:04 +01:00 |
David Banks
|
33267363fa
|
CPLD: Load always in cycle 0
Change-Id: I608232e173c99b7006d4dc76d5b235f714103fe8
|
2018-06-07 17:39:18 +01:00 |
David Banks
|
c7f706b4ef
|
CPLD: Update counter to hopefully implement more efficiently
Change-Id: I527318936fce0d83f3f3723a5e68838eb3013f68
|
2018-06-07 17:35:51 +01:00 |
David Banks
|
87eb7535d6
|
CPLD: Mostly cosmetic seperation of the logic into several blocks
Change-Id: Ifacf6b9ad74eead8a4f0f48d59335d28fb1f9740
|
2018-06-07 17:14:02 +01:00 |
David Banks
|
645fc94373
|
CPLD: replace counter2 with load, saving two macro blocks
Change-Id: I67c6a08b7526ef4a35998e93e537693a1e4d78ad
|
2018-06-07 12:53:25 +01:00 |
David Banks
|
ba112a6aad
|
CPLD: Added spare (gpio0) and sp_clken (gpio1)
Change-Id: I74b1af2fe1b51e5e15645b8758ea2a9952649c2c
|
2018-06-06 17:51:11 +01:00 |
David Banks
|
847e8db731
|
CPLD: removed SW1 from sp_ref assignment block (prone to noise on prototype)
Change-Id: I053e5019795511410b3474209bf7cf2f4a4de1ee
|
2018-06-06 14:48:51 +01:00 |
David Banks
|
76e055d293
|
CPLD: Removed SW1Out passthrough to save a product term
Change-Id: Ib22720e83a89e11233093768de3c1f4ca5b60017
|
2018-06-06 14:28:12 +01:00 |
David Banks
|
88a183e3ee
|
KiCad and CPLD: final small changes to bring SW2/3/link inputs and LED1 output to CPLD (unused)
Change-Id: I054dcab88885547d6ceb07bc2759daf81372ef52
|
2018-06-05 18:58:11 +01:00 |
David Banks
|
65b90f2ba4
|
CPLD: Updated to pinout from PCB based design
Change-Id: Ia13272589b9886c587bef7645dd2ee0809ac1e7f
|
2018-06-05 17:52:51 +01:00 |