mirror
/
RGBtoHDMI
kopia lustrzana https://github.com/hoglet67/RGBtoHDMI
1
0
Forkuj 0
Kod Zgłoszenia Projekty Wydania Wiki Aktywność

CPLD: Fixed a bug with half-pixel delay (now v6.2) 

Change-Id: I110ba7cb322438801aa26ce51a933a1d7d40804c
pull/63/head
David Banks 2019-03-24 12:11:12 +00:00
rodzic 58fb277106
commit 6778315345
3 zmienionych plików z 620 dodań i 609 usunięć
Pokaż statystyki Ściągnij plik aktualizacji Ściągnij plik porównania Expand all files Collapse all files

1208
vhdl/RGBtoHDMI.jed
Wyświetl plik

Plik diff jest za duży Load Diff

10
vhdl/RGBtoHDMI.vhdl
Wyświetl plik

@ -54,7 +54,7 @@ architecture Behavorial of RGBtoHDMI is
-- Version number: Design_Major_Minor
-- Design: 0 = Normal CPLD, 1 = Alternative CPLD
constant VERSION_NUM : std_logic_vector(11 downto 0) := x"061";
constant VERSION_NUM : std_logic_vector(11 downto 0) := x"062";
-- Sampling points
constant INIT_SAMPLING_POINTS : std_logic_vector(23 downto 0) := "000000011011011011011011";
@ -184,18 +184,18 @@ begin
if half = '1' then
counter(2 downto 0) <= "000";
elsif mode7 = '1' then
counter(2 downto 0) <= "011";
else
counter(2 downto 0) <= "100";
else
counter(2 downto 0) <= "011";
end if;
else
counter(8 downto 3) <= "1100" & delay;
if half = '1' then
counter(2 downto 0) <= "000";
elsif mode7 = '1' then
counter(2 downto 0) <= "011";
else
counter(2 downto 0) <= "100";
else
counter(2 downto 0) <= "011";
end if;
end if;
elsif mode7 = '1' or counter(2 downto 0) /= 5 then

11
vhdl/fitting.notes
Wyświetl plik

@ -558,3 +558,14 @@ FB3 18/18* 28/54 65/90 9/ 9*
FB4 17/18 34/54 88/90 5/ 7
----- ----- ----- -----
71/72 126/216 255/360 29/34
50. Fixed a bug with half-pixel delay (now v6.2)
Function Mcells FB Inps Pterms IO
Block Used/Tot Used/Tot Used/Tot Used/Tot
FB1 18/18* 41/54 66/90 7/ 9
FB2 18/18* 23/54 36/90 8/ 9
FB3 18/18* 28/54 65/90 9/ 9*
FB4 17/18 37/54 88/90 5/ 7
----- ----- ----- -----
71/72 129/216 255/360 29/34