2020-04-24 08:59:47 +00:00
|
|
|
.syntax unified
|
|
|
|
.text
|
|
|
|
|
2021-03-18 14:28:40 +00:00
|
|
|
/*
|
|
|
|
* Arguments:
|
|
|
|
* r0 - source memory ptr
|
|
|
|
* r1 - target memory ptr
|
|
|
|
* r2 - count of bytes
|
|
|
|
* r3 - flash register offset
|
|
|
|
*/
|
|
|
|
|
2020-04-29 14:40:06 +00:00
|
|
|
.global copy
|
|
|
|
copy:
|
2020-05-18 03:58:31 +00:00
|
|
|
/*
|
|
|
|
* These two NOPs here are a safety precaution, added by Pekka Nikander
|
|
|
|
* while debugging the STM32F05x support. They may not be needed, but
|
|
|
|
* there were strange problems with simpler programs, like a program
|
|
|
|
* that had just a breakpoint or a program that first moved zero to register r2
|
|
|
|
* and then had a breakpoint. So, it appears safest to have these two nops.
|
|
|
|
*
|
|
|
|
* Feel free to remove them, if you dare, but then please do test the result
|
|
|
|
* rigorously. Also, if you remove these, it may be a good idea first to
|
|
|
|
* #if 0 them out, with a comment when these were taken out, and to remove
|
|
|
|
* these only a few months later... But YMMV.
|
|
|
|
*/
|
|
|
|
nop
|
|
|
|
nop
|
2020-04-24 08:59:47 +00:00
|
|
|
|
2021-03-18 14:28:40 +00:00
|
|
|
# load flash control register address
|
|
|
|
# add r3 to flash_base for support dual bank (see flash_loader.c)
|
|
|
|
ldr r7, flash_base
|
|
|
|
add r7, r7, r3
|
|
|
|
ldr r6, flash_off_cr
|
|
|
|
add r6, r6, r7
|
|
|
|
ldr r5, flash_off_sr
|
|
|
|
add r5, r5, r7
|
|
|
|
|
2021-03-29 15:31:57 +00:00
|
|
|
# FLASH_CR = 0x01 (set PG)
|
|
|
|
ldr r4, =0x1
|
2021-03-18 14:28:40 +00:00
|
|
|
str r4, [r6]
|
2020-04-24 08:59:47 +00:00
|
|
|
|
2021-03-18 14:28:40 +00:00
|
|
|
loop:
|
2020-04-24 08:59:47 +00:00
|
|
|
# copy 2 bytes
|
2021-03-18 14:28:40 +00:00
|
|
|
ldrh r4, [r0]
|
|
|
|
strh r4, [r1]
|
2020-04-24 08:59:47 +00:00
|
|
|
|
2021-03-18 14:28:40 +00:00
|
|
|
# increment address
|
|
|
|
adds r0, r0, #0x2
|
|
|
|
adds r1, r1, #0x2
|
2020-04-24 08:59:47 +00:00
|
|
|
|
2021-03-18 14:28:40 +00:00
|
|
|
# BUSY flag
|
|
|
|
ldr r7, =0x01
|
2020-05-22 13:11:43 +00:00
|
|
|
wait:
|
2021-03-18 14:28:40 +00:00
|
|
|
# get FLASH_SR
|
|
|
|
ldr r4, [r5]
|
2020-04-24 08:59:47 +00:00
|
|
|
|
2021-03-18 14:28:40 +00:00
|
|
|
# wait until BUSY flag is reset
|
|
|
|
tst r4, r7
|
|
|
|
bne wait
|
|
|
|
|
|
|
|
# test PGERR or WRPRTERR flag is reset
|
|
|
|
ldr r7, =0x14
|
|
|
|
tst r4, r7
|
2020-04-29 14:40:06 +00:00
|
|
|
bne exit
|
2020-04-24 08:59:47 +00:00
|
|
|
|
2021-03-18 14:28:40 +00:00
|
|
|
# loop if count > 0
|
|
|
|
subs r2, r2, #0x2
|
|
|
|
bgt loop
|
2020-04-24 08:59:47 +00:00
|
|
|
|
2020-04-29 14:40:06 +00:00
|
|
|
exit:
|
2020-04-24 08:59:47 +00:00
|
|
|
# FLASH_CR &= ~1
|
|
|
|
ldr r7, =0x1
|
2021-03-18 14:28:40 +00:00
|
|
|
ldr r4, [r6]
|
|
|
|
bics r4, r4, r7
|
|
|
|
str r4, [r6]
|
2020-04-24 08:59:47 +00:00
|
|
|
|
|
|
|
bkpt
|
|
|
|
|
|
|
|
.align 2
|
2020-04-25 06:08:58 +00:00
|
|
|
flash_base:
|
2020-04-24 08:59:47 +00:00
|
|
|
.word 0x40022000
|
|
|
|
flash_off_cr:
|
|
|
|
.word 0x10
|
|
|
|
flash_off_sr:
|
|
|
|
.word 0x0c
|