kopia lustrzana https://github.com/cariboulabs/cariboulite
verolog bug fix
rodzic
53178022a9
commit
ffb9a693b5
|
@ -13,7 +13,6 @@ module io_ctrl
|
||||||
// Digital interfaces
|
// Digital interfaces
|
||||||
input i_button,
|
input i_button,
|
||||||
input [3:0] i_config,
|
input [3:0] i_config,
|
||||||
output o_ldo_2v8_en,
|
|
||||||
output o_led0,
|
output o_led0,
|
||||||
output o_led1,
|
output o_led1,
|
||||||
output [7:0] o_pmod,
|
output [7:0] o_pmod,
|
||||||
|
@ -69,7 +68,6 @@ module io_ctrl
|
||||||
reg [2:0] rf_mode;
|
reg [2:0] rf_mode;
|
||||||
|
|
||||||
// Digital outputs
|
// Digital outputs
|
||||||
reg ldo2v8_state;
|
|
||||||
reg led0_state;
|
reg led0_state;
|
||||||
reg led1_state;
|
reg led1_state;
|
||||||
reg [7:0] pmod_dir_state;
|
reg [7:0] pmod_dir_state;
|
||||||
|
@ -86,21 +84,9 @@ module io_ctrl
|
||||||
reg tr_vc_1_b_state;
|
reg tr_vc_1_b_state;
|
||||||
reg tr_vc_2_state;
|
reg tr_vc_2_state;
|
||||||
|
|
||||||
//=========================================================================
|
|
||||||
// INITIAL STATES
|
|
||||||
//=========================================================================
|
|
||||||
/*initial begin
|
|
||||||
debug_mode = debug_mode_none;
|
|
||||||
rf_mode = rf_mode_low_power;
|
|
||||||
ldo2v8_state = 1'b0;
|
|
||||||
led0_state = 1'b0;
|
|
||||||
led1_state = 1'b0;
|
|
||||||
end*/
|
|
||||||
|
|
||||||
//=========================================================================
|
//=========================================================================
|
||||||
// LOGICAL SIGNAL ASSIGNMENTS
|
// LOGICAL SIGNAL ASSIGNMENTS
|
||||||
//=========================================================================
|
//=========================================================================
|
||||||
assign o_ldo_2v8_en = ldo2v8_state;
|
|
||||||
assign o_led0 = led0_state;
|
assign o_led0 = led0_state;
|
||||||
assign o_led1 = led1_state;
|
assign o_led1 = led1_state;
|
||||||
assign o_pmod = pmod_state;
|
assign o_pmod = pmod_state;
|
||||||
|
@ -125,7 +111,6 @@ module io_ctrl
|
||||||
if (i_reset) begin
|
if (i_reset) begin
|
||||||
debug_mode = debug_mode_none;
|
debug_mode = debug_mode_none;
|
||||||
rf_mode = rf_mode_low_power;
|
rf_mode = rf_mode_low_power;
|
||||||
ldo2v8_state = 1'b0;
|
|
||||||
led0_state = 1'b0;
|
led0_state = 1'b0;
|
||||||
led1_state = 1'b0;
|
led1_state = 1'b0;
|
||||||
end else begin
|
end else begin
|
||||||
|
@ -148,7 +133,6 @@ module io_ctrl
|
||||||
ioc_dig_pin: begin
|
ioc_dig_pin: begin
|
||||||
o_data_out[0] <= led0_state;
|
o_data_out[0] <= led0_state;
|
||||||
o_data_out[1] <= led1_state;
|
o_data_out[1] <= led1_state;
|
||||||
o_data_out[2] <= ldo2v8_state;
|
|
||||||
o_data_out[6:3] <= i_config;
|
o_data_out[6:3] <= i_config;
|
||||||
o_data_out[7] <= i_button;
|
o_data_out[7] <= i_button;
|
||||||
end
|
end
|
||||||
|
@ -196,7 +180,6 @@ module io_ctrl
|
||||||
ioc_dig_pin: begin
|
ioc_dig_pin: begin
|
||||||
led0_state <= i_data_in[0];
|
led0_state <= i_data_in[0];
|
||||||
led1_state <= i_data_in[1];
|
led1_state <= i_data_in[1];
|
||||||
ldo2v8_state <= i_data_in[2];
|
|
||||||
end
|
end
|
||||||
|
|
||||||
//----------------------------------------------
|
//----------------------------------------------
|
||||||
|
|
19185
firmware/top.asc
19185
firmware/top.asc
Plik diff jest za duży
Load Diff
BIN
firmware/top.bin
BIN
firmware/top.bin
Plik binarny nie jest wyświetlany.
15286
firmware/top.json
15286
firmware/top.json
Plik diff jest za duży
Load Diff
|
@ -139,7 +139,6 @@ module top(
|
||||||
/// Digital interfaces
|
/// Digital interfaces
|
||||||
.i_button (i_button),
|
.i_button (i_button),
|
||||||
.i_config (i_config),
|
.i_config (i_config),
|
||||||
.o_ldo_2v8_en (o_ldo_2v8_en),
|
|
||||||
.o_led0 (o_led0),
|
.o_led0 (o_led0),
|
||||||
.o_led1 (o_led1),
|
.o_led1 (o_led1),
|
||||||
.o_pmod (),
|
.o_pmod (),
|
||||||
|
|
Plik binarny nie jest wyświetlany.
Plik binarny nie jest wyświetlany.
Plik binarny nie jest wyświetlany.
Ładowanie…
Reference in New Issue