David Banks
|
d9fbb6a033
|
Atom CPLD: Discriminate normal and bright orange
Change-Id: Id9e1d6b2872f5a3bc863ad891c3418ba8b6228ca
|
2018-11-28 16:04:25 +00:00 |
David Banks
|
a40367459c
|
Atom CPLD: Send two 4-bit pixels per psync edge
Change-Id: I585ee6b74a69405dcbd1ce13e38eadc792a16048
|
2018-11-27 16:02:34 +00:00 |
David Banks
|
92e812e20d
|
Atom CPLD: Clock pixel pipeline every cycle
Change-Id: I2bd518340399117bdd089218e22496f536d228c5
|
2018-11-24 16:35:11 +00:00 |
David Banks
|
f7fa4bd189
|
Atom CPLD: Increase Offset to 4 bits
Change-Id: I40bfa28cb3f60bfcb3a314c1e57eea61307c75c0
|
2018-11-24 11:33:36 +00:00 |
David Banks
|
827df2f535
|
Atom CPLD: Generate CSYNC from HS_N and FS_N
Change-Id: If7facf354dfd233a238b17b15a61154fd3f4393b
|
2018-11-24 10:19:30 +00:00 |
David Banks
|
49d0873393
|
Atom CPLD: Added back in glitch filtering
Change-Id: I1c9077a956577d7aa5353a7ecfb83c805fcade15
|
2018-11-23 22:43:46 +00:00 |
David Banks
|
eab13bc481
|
Atom CPLD: Shave two bits of the counter
Change-Id: I0dc82a58282df583e910adb460ea33bc659900e6
|
2018-11-23 22:42:39 +00:00 |
David Banks
|
1ae2cf9fc4
|
Atom CPLD: Reworked for a 57.272MHz clock
Change-Id: Ie6abd79a38fd6eecec239afa6411be383df67ed3
|
2018-11-23 19:01:49 +00:00 |
David Banks
|
4d65ebe3c9
|
Atom CPLD: Initial version for home-etched prototype
Change-Id: I9f1311623de3aae565ff77376857bc29acb99933
|
2018-11-22 14:52:12 +00:00 |