2022-01-06 20:24:29 +00:00
|
|
|
# Chip-ID file for STM32L1xx (Cat.3) device (L100RC / L15xxC)
|
2021-04-28 15:31:34 +00:00
|
|
|
#
|
2022-01-06 20:24:29 +00:00
|
|
|
dev_type STM32L1xx_Cat_3
|
|
|
|
ref_manual_id 0038
|
2022-01-16 18:31:22 +00:00
|
|
|
chip_id 0x427 // STM32_CHIPID_L1_MD_PLUS
|
2022-01-20 22:19:10 +00:00
|
|
|
flash_type L0_L1
|
2022-01-06 20:24:29 +00:00
|
|
|
flash_size_reg 0x1ff800cc
|
|
|
|
flash_pagesize 0x100 // 128 B
|
|
|
|
sram_size 0x8000 // 32 KB
|
2021-05-23 08:50:43 +00:00
|
|
|
bootrom_base 0x1ff00000
|
2022-01-06 20:24:29 +00:00
|
|
|
bootrom_size 0x1000 // 4 KB
|
2021-05-23 08:50:43 +00:00
|
|
|
option_base 0x0
|
|
|
|
option_size 0x0
|
|
|
|
flags swo
|