mirror
/
micropython_eeprom
kopia lustrzana https://github.com/peterhinch/micropython_eeprom
1
0
Forkuj 0
Kod Zgłoszenia Projekty Wydania Wiki Aktywność

Add FRAM. Various minor changes.

pull/1/head
Peter Hinch 2019-12-17 17:16:50 +00:00
rodzic 985c09ae4f
commit f52ec86c32
2 zmienionych plików z 12 dodań i 12 usunięć
Pokaż statystyki Ściągnij plik aktualizacji Ściągnij plik porównania Expand all files Collapse all files

2
README.md
Wyświetl plik

@ -48,7 +48,7 @@ Vcc value and do not affect the API.
In the table below the Interface column includes page size in bytes.
| Manufacurer | Part | Interface | Bytes | Technology | Docs |
|:-----------:|:--------:|:---------:|:------:|:----------:|:------:|
|:-----------:|:--------:|:---------:|:------:|:----------:|:-------------------------:|
| Microchip | 25xx1024 | SPI 256 | 128KiB | EEPROM | [SPI.md](./spi/SPI.md) |
| Microchip | 24xx512 | I2C 128 | 64KiB | EEPROM | [I2C.md](./i2c/I2C.md) |
| Microchip | 24xx256 | I2C 128 | 32KiB | EEPROM | [I2C.md](./i2c/I2C.md) |

8
spi/SPI.md
Wyświetl plik

@ -25,12 +25,12 @@ as below. Pin numbers assume a PDIP package (8 pin plastic dual-in-line).
|:-------:|:---:|:------:|
| 1 CS | Y5 | SS/ |
| 2 SO | Y7 | MISO |
| 3 WP/ | 3V3 | |
| 4 Vss | Gnd | |
| 3 WP/ | 3V3 | 3V3 |
| 4 Vss | Gnd | Gnd |
| 5 SI | Y8 | MOSI |
| 6 SCK | Y6 | SCK |
| 7 HOLD/ | 3V3 | |
| 8 Vcc | 3V3 | |
| 7 HOLD/ | 3V3 | 3V3 |
| 8 Vcc | 3V3 | 3V3 |
For multiple chips a separate CS pin must be assigned to each chip: each one
must be wired to a single chip's CS line. Multiple chips should have 3V3, Gnd,