kopia lustrzana https://github.com/espressif/esp-idf
96b152a01f
This commit fixes an issue where in the ULP RISC-V I2C example causes a spurious wakeup of the main CPU because of a Trap signal when the ULP core does not meet the wakeup threshold values. This was due to the fact that the RTC_CNTL_COCPU_DONE signal was being set before the RTC_CNTL_COCPU_SHUT_RESET_EN signal which was causing the the ULP RISC-V core to not reset properly on each cycle. Closes https://github.com/espressif/esp-idf/issues/10301 |
||
|---|---|---|
| .. | ||
| cmake | ||
| include | ||
| ld | ||
| test | ||
| ulp_riscv | ||
| CMakeLists.txt | ||
| Makefile.projbuild | ||
| component.mk | ||
| component_ulp_common.cmake | ||
| component_ulp_common.mk | ||
| esp32ulp_mapgen.py | ||
| project_include.cmake | ||
| toolchain_ulp_version.mk | ||
| ulp.c | ||
| ulp_macro.c | ||
| ulp_private.h | ||
| ulp_riscv.c | ||
| ulp_riscv_adc.c | ||