kopia lustrzana https://github.com/espressif/esp-idf
353 wiersze
9.4 KiB
C
353 wiersze
9.4 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <stdbool.h>
|
|
#include <stdint.h>
|
|
#include <stddef.h>
|
|
#include <assert.h>
|
|
#include <stdlib.h>
|
|
#include "sdkconfig.h"
|
|
#include "esp32c2/rom/ets_sys.h"
|
|
#include "esp32c2/rom/rtc.h"
|
|
#include "esp32c2/rom/uart.h"
|
|
#include "esp32c2/rom/gpio.h"
|
|
#include "soc/rtc.h"
|
|
#include "hal/gpio_ll.h"
|
|
#include "soc/io_mux_reg.h"
|
|
#include "soc/soc.h"
|
|
#include "esp_hw_log.h"
|
|
#include "esp_rom_sys.h"
|
|
#include "hal/clk_tree_ll.h"
|
|
#include "hal/regi2c_ctrl_ll.h"
|
|
|
|
static const char *TAG = "rtc_clk";
|
|
|
|
// Current PLL frequency, in 480MHZ. Zero if PLL is not enabled.
|
|
static int s_cur_pll_freq;
|
|
|
|
static void rtc_clk_cpu_freq_to_xtal(int freq, int div);
|
|
static void rtc_clk_cpu_freq_to_8m(void);
|
|
|
|
void rtc_clk_32k_enable_external(void)
|
|
{
|
|
// EXT_OSC_SLOW_GPIO_NUM == GPIO_NUM_0
|
|
PIN_INPUT_ENABLE(IO_MUX_GPIO0_REG);
|
|
REG_SET_BIT(RTC_CNTL_PAD_HOLD_REG, BIT(EXT_OSC_SLOW_GPIO_NUM));
|
|
}
|
|
|
|
void rtc_clk_8m_enable(bool clk_8m_en, bool d256_en)
|
|
{
|
|
if (clk_8m_en) {
|
|
clk_ll_rc_fast_enable();
|
|
esp_rom_delay_us(SOC_DELAY_RC_FAST_ENABLE);
|
|
} else {
|
|
clk_ll_rc_fast_disable();
|
|
}
|
|
/* d256 should be independent configured with 8M
|
|
* Maybe we can split this function into 8m and dmd256
|
|
*/
|
|
if (d256_en) {
|
|
clk_ll_rc_fast_d256_enable();
|
|
} else {
|
|
clk_ll_rc_fast_d256_disable();
|
|
}
|
|
}
|
|
|
|
bool rtc_clk_8m_enabled(void)
|
|
{
|
|
return clk_ll_rc_fast_is_enabled();
|
|
}
|
|
|
|
bool rtc_clk_8md256_enabled(void)
|
|
{
|
|
return clk_ll_rc_fast_d256_is_enabled();
|
|
}
|
|
|
|
void rtc_clk_slow_src_set(soc_rtc_slow_clk_src_t clk_src)
|
|
{
|
|
clk_ll_rtc_slow_set_src(clk_src);
|
|
|
|
/* Why we need to connect this clock to digital?
|
|
* Or maybe this clock should be connected to digital when xtal 32k clock is enabled instead?
|
|
*/
|
|
if (clk_src == SOC_RTC_SLOW_CLK_SRC_OSC_SLOW) {
|
|
clk_ll_xtal32k_digi_enable();
|
|
} else {
|
|
clk_ll_xtal32k_digi_disable();
|
|
}
|
|
|
|
esp_rom_delay_us(SOC_DELAY_RTC_SLOW_CLK_SWITCH);
|
|
}
|
|
|
|
soc_rtc_slow_clk_src_t rtc_clk_slow_src_get(void)
|
|
{
|
|
return clk_ll_rtc_slow_get_src();
|
|
}
|
|
|
|
uint32_t rtc_clk_slow_freq_get_hz(void)
|
|
{
|
|
switch (rtc_clk_slow_src_get()) {
|
|
case SOC_RTC_SLOW_CLK_SRC_RC_SLOW: return SOC_CLK_RC_SLOW_FREQ_APPROX;
|
|
case SOC_RTC_SLOW_CLK_SRC_OSC_SLOW: return SOC_CLK_OSC_SLOW_FREQ_APPROX;
|
|
case SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256: return SOC_CLK_RC_FAST_D256_FREQ_APPROX;
|
|
default: return 0;
|
|
}
|
|
}
|
|
|
|
void rtc_clk_fast_src_set(soc_rtc_fast_clk_src_t clk_src)
|
|
{
|
|
clk_ll_rtc_fast_set_src(clk_src);
|
|
esp_rom_delay_us(SOC_DELAY_RTC_FAST_CLK_SWITCH);
|
|
}
|
|
|
|
soc_rtc_fast_clk_src_t rtc_clk_fast_src_get(void)
|
|
{
|
|
return clk_ll_rtc_fast_get_src();
|
|
}
|
|
|
|
static void rtc_clk_bbpll_disable(void)
|
|
{
|
|
clk_ll_bbpll_disable();
|
|
s_cur_pll_freq = 0;
|
|
}
|
|
|
|
static void rtc_clk_bbpll_enable(void)
|
|
{
|
|
clk_ll_bbpll_enable();
|
|
}
|
|
|
|
static void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
|
|
{
|
|
/* Digital part */
|
|
clk_ll_bbpll_set_freq_mhz(pll_freq);
|
|
/* Analog part */
|
|
regi2c_ctrl_ll_bbpll_calibration_start();
|
|
clk_ll_bbpll_set_config(pll_freq, xtal_freq);
|
|
|
|
s_cur_pll_freq = pll_freq;
|
|
}
|
|
|
|
/**
|
|
* Switch to one of PLL-based frequencies. Current frequency can be XTAL or PLL.
|
|
* PLL must already be enabled.
|
|
* @param cpu_freq new CPU frequency
|
|
*/
|
|
static void rtc_clk_cpu_freq_to_pll_mhz(int cpu_freq_mhz)
|
|
{
|
|
clk_ll_cpu_set_freq_mhz_from_pll(cpu_freq_mhz);
|
|
clk_ll_cpu_set_divider(1);
|
|
clk_ll_cpu_set_src(SOC_CPU_CLK_SRC_PLL);
|
|
|
|
rtc_clk_apb_freq_update(40 * MHZ);
|
|
ets_update_cpu_frequency(cpu_freq_mhz);
|
|
}
|
|
|
|
bool rtc_clk_cpu_freq_mhz_to_config(uint32_t freq_mhz, rtc_cpu_freq_config_t *out_config)
|
|
{
|
|
uint32_t source_freq_mhz;
|
|
soc_cpu_clk_src_t source;
|
|
uint32_t divider;
|
|
uint32_t real_freq_mhz;
|
|
|
|
uint32_t xtal_freq = (uint32_t)rtc_clk_xtal_freq_get();
|
|
if (freq_mhz <= xtal_freq && freq_mhz != 0) {
|
|
divider = xtal_freq / freq_mhz;
|
|
real_freq_mhz = (xtal_freq + divider / 2) / divider; /* round */
|
|
if (real_freq_mhz != freq_mhz) {
|
|
// no suitable divider
|
|
return false;
|
|
}
|
|
|
|
source_freq_mhz = xtal_freq;
|
|
source = SOC_CPU_CLK_SRC_XTAL;
|
|
} else if (freq_mhz == 80) {
|
|
real_freq_mhz = freq_mhz;
|
|
source = SOC_CPU_CLK_SRC_PLL;
|
|
source_freq_mhz = CLK_LL_PLL_480M_FREQ_MHZ;
|
|
divider = 6;
|
|
} else if (freq_mhz == 120) {
|
|
real_freq_mhz = freq_mhz;
|
|
source = SOC_CPU_CLK_SRC_PLL;
|
|
source_freq_mhz = CLK_LL_PLL_480M_FREQ_MHZ;
|
|
divider = 4;
|
|
} else {
|
|
// unsupported frequency
|
|
return false;
|
|
}
|
|
*out_config = (rtc_cpu_freq_config_t) {
|
|
.source = source,
|
|
.div = divider,
|
|
.source_freq_mhz = source_freq_mhz,
|
|
.freq_mhz = real_freq_mhz
|
|
};
|
|
return true;
|
|
}
|
|
|
|
void rtc_clk_cpu_freq_set_config(const rtc_cpu_freq_config_t *config)
|
|
{
|
|
soc_cpu_clk_src_t old_cpu_clk_src = clk_ll_cpu_get_src();
|
|
if (config->source == SOC_CPU_CLK_SRC_XTAL) {
|
|
rtc_clk_cpu_freq_to_xtal(config->freq_mhz, config->div);
|
|
if (old_cpu_clk_src == SOC_CPU_CLK_SRC_PLL) {
|
|
rtc_clk_bbpll_disable();
|
|
}
|
|
} else if (config->source == SOC_CPU_CLK_SRC_PLL) {
|
|
if (old_cpu_clk_src != SOC_CPU_CLK_SRC_PLL) {
|
|
rtc_clk_bbpll_enable();
|
|
rtc_clk_bbpll_configure(rtc_clk_xtal_freq_get(), config->source_freq_mhz);
|
|
}
|
|
rtc_clk_cpu_freq_to_pll_mhz(config->freq_mhz);
|
|
} else if (config->source == SOC_CPU_CLK_SRC_RC_FAST) {
|
|
rtc_clk_cpu_freq_to_8m();
|
|
if (old_cpu_clk_src == SOC_CPU_CLK_SRC_PLL) {
|
|
rtc_clk_bbpll_disable();
|
|
}
|
|
}
|
|
}
|
|
|
|
void rtc_clk_cpu_freq_get_config(rtc_cpu_freq_config_t *out_config)
|
|
{
|
|
soc_cpu_clk_src_t source = clk_ll_cpu_get_src();
|
|
uint32_t source_freq_mhz;
|
|
uint32_t div;
|
|
uint32_t freq_mhz;
|
|
switch (source) {
|
|
case SOC_CPU_CLK_SRC_XTAL: {
|
|
div = clk_ll_cpu_get_divider();
|
|
source_freq_mhz = (uint32_t)rtc_clk_xtal_freq_get();
|
|
freq_mhz = source_freq_mhz / div;
|
|
}
|
|
break;
|
|
case SOC_CPU_CLK_SRC_PLL: {
|
|
freq_mhz = clk_ll_cpu_get_freq_mhz_from_pll();
|
|
source_freq_mhz = CLK_LL_PLL_480M_FREQ_MHZ; // PLL clock on ESP32-C2 was fixed to 480MHz
|
|
if (freq_mhz == CLK_LL_PLL_80M_FREQ_MHZ) {
|
|
div = 6;
|
|
} else if (freq_mhz == CLK_LL_PLL_120M_FREQ_MHZ) {
|
|
div = 4;
|
|
} else {
|
|
ESP_HW_LOGE(TAG, "unsupported frequency configuration");
|
|
abort();
|
|
}
|
|
break;
|
|
}
|
|
case SOC_CPU_CLK_SRC_RC_FAST:
|
|
source_freq_mhz = 20;
|
|
div = 1;
|
|
freq_mhz = source_freq_mhz;
|
|
break;
|
|
default:
|
|
ESP_HW_LOGE(TAG, "unsupported frequency configuration");
|
|
abort();
|
|
}
|
|
*out_config = (rtc_cpu_freq_config_t) {
|
|
.source = source,
|
|
.source_freq_mhz = source_freq_mhz,
|
|
.div = div,
|
|
.freq_mhz = freq_mhz
|
|
};
|
|
}
|
|
|
|
void rtc_clk_cpu_freq_set_config_fast(const rtc_cpu_freq_config_t *config)
|
|
{
|
|
if (config->source == SOC_CPU_CLK_SRC_XTAL) {
|
|
rtc_clk_cpu_freq_to_xtal(config->freq_mhz, config->div);
|
|
} else if (config->source == SOC_CPU_CLK_SRC_PLL &&
|
|
s_cur_pll_freq == config->source_freq_mhz) {
|
|
rtc_clk_cpu_freq_to_pll_mhz(config->freq_mhz);
|
|
} else {
|
|
/* fallback */
|
|
rtc_clk_cpu_freq_set_config(config);
|
|
}
|
|
}
|
|
|
|
void rtc_clk_cpu_freq_set_xtal(void)
|
|
{
|
|
int freq_mhz = (int)rtc_clk_xtal_freq_get();
|
|
|
|
rtc_clk_cpu_freq_to_xtal(freq_mhz, 1);
|
|
rtc_clk_bbpll_disable();
|
|
}
|
|
|
|
/**
|
|
* Switch to XTAL frequency. Does not disable the PLL.
|
|
*/
|
|
static void rtc_clk_cpu_freq_to_xtal(int freq, int div)
|
|
{
|
|
ets_update_cpu_frequency(freq);
|
|
/* Set divider from XTAL to APB clock. Need to set divider to 1 (reg. value 0) first. */
|
|
clk_ll_cpu_set_divider(1);
|
|
clk_ll_cpu_set_divider(div);
|
|
/* switch clock source */
|
|
clk_ll_cpu_set_src(SOC_CPU_CLK_SRC_XTAL);
|
|
rtc_clk_apb_freq_update(freq * MHZ);
|
|
}
|
|
|
|
static void rtc_clk_cpu_freq_to_8m(void)
|
|
{
|
|
ets_update_cpu_frequency(20);
|
|
clk_ll_cpu_set_divider(1);
|
|
clk_ll_cpu_set_src(SOC_CPU_CLK_SRC_RC_FAST);
|
|
rtc_clk_apb_freq_update(SOC_CLK_RC_FAST_FREQ_APPROX);
|
|
}
|
|
|
|
rtc_xtal_freq_t rtc_clk_xtal_freq_get(void)
|
|
{
|
|
uint32_t xtal_freq_mhz = clk_ll_xtal_load_freq_mhz();
|
|
if (xtal_freq_mhz == 0) {
|
|
ESP_HW_LOGW(TAG, "invalid RTC_XTAL_FREQ_REG value, assume %dMHz", CONFIG_ESP32C2_XTAL_FREQ);
|
|
return CONFIG_ESP32C2_XTAL_FREQ;
|
|
}
|
|
return (rtc_xtal_freq_t)xtal_freq_mhz;
|
|
}
|
|
|
|
void rtc_clk_xtal_freq_update(rtc_xtal_freq_t xtal_freq)
|
|
{
|
|
clk_ll_xtal_store_freq_mhz(xtal_freq);
|
|
}
|
|
|
|
void rtc_clk_apb_freq_update(uint32_t apb_freq)
|
|
{
|
|
clk_ll_apb_store_freq_hz(apb_freq);
|
|
}
|
|
|
|
uint32_t rtc_clk_apb_freq_get(void)
|
|
{
|
|
return clk_ll_apb_load_freq_hz();
|
|
}
|
|
|
|
void rtc_clk_divider_set(uint32_t div)
|
|
{
|
|
clk_ll_rc_slow_set_divider(div + 1);
|
|
}
|
|
|
|
void rtc_clk_8m_divider_set(uint32_t div)
|
|
{
|
|
clk_ll_rc_fast_set_divider(div + 1);
|
|
}
|
|
|
|
void rtc_dig_clk8m_enable(void)
|
|
{
|
|
clk_ll_rc_fast_digi_enable();
|
|
esp_rom_delay_us(SOC_DELAY_RC_FAST_DIGI_SWITCH);
|
|
}
|
|
|
|
void rtc_dig_clk8m_disable(void)
|
|
{
|
|
clk_ll_rc_fast_digi_disable();
|
|
esp_rom_delay_us(SOC_DELAY_RC_FAST_DIGI_SWITCH);
|
|
}
|
|
|
|
bool rtc_dig_8m_enabled(void)
|
|
{
|
|
return clk_ll_rc_fast_digi_is_enabled();
|
|
}
|
|
|
|
/* Name used in libphy.a:phy_chip_v7.o
|
|
* TODO: update the library to use rtc_clk_xtal_freq_get
|
|
*/
|
|
rtc_xtal_freq_t rtc_get_xtal(void) __attribute__((alias("rtc_clk_xtal_freq_get")));
|