This website requires JavaScript.
Odkrywaj
Pomoc
Zarejestruj się
Zaloguj się
mirror
/
esp-idf
kopia lustrzana
https://github.com/espressif/esp-idf
Obserwuj
1
Polub
0
Forkuj
You've already forked esp-idf
0
Kod
Zgłoszenia
Projekty
Wydania
Wiki
Aktywność
208d993de1
esp-idf
/
components
/
soc
Historia
michael
5cf7d3768d
feat(spi_master): fine tune the timing of SPI
2018-06-06 06:08:39 +00:00
..
esp32
feat(spi_master): fine tune the timing of SPI
2018-06-06 06:08:39 +00:00
include
/soc
Especially when internal memory fills up, some FreeRTOS structures (queues etc) get allocated in psram. These structures also contain a spinlock, which needs an atomic-compare-swap operation to work. The psram hardware, however, does not support this operation. As a workaround, this patch detects these spinlocks and will, instead of S32C1I, use equivalent C-code to simulate the behaviour, with an (internal) mux for atomicity.
2018-02-02 17:11:06 +08:00
test
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
component.mk
Add initial SPI RAM support. This adds support for an ESP-PSRAM32 chip connected to the default flash pins and GPIO 16 and 17. The RAM is mapped to address 0x3F800000, but otherwise ignored by esp-idf as of yet.
2017-09-04 12:05:49 +08:00