kopia lustrzana https://github.com/espressif/esp-idf
cpu_start: rename function to add core prefix for more clarity
rodzic
f441ce977a
commit
81e3eb45ca
|
@ -137,7 +137,7 @@ static volatile bool s_resume_cores;
|
|||
// If CONFIG_SPIRAM_IGNORE_NOTFOUND is set and external RAM is not found or errors out on testing, this is set to false.
|
||||
bool g_spiram_ok = true;
|
||||
|
||||
static void intr_matrix_clear(void)
|
||||
static void core_intr_matrix_clear(void)
|
||||
{
|
||||
uint32_t core_id = cpu_hal_get_core_id();
|
||||
|
||||
|
@ -180,7 +180,7 @@ void IRAM_ATTR call_start_cpu1(void)
|
|||
ESP_EARLY_LOGI(TAG, "App cpu up.");
|
||||
|
||||
// Clear interrupt matrix for APP CPU core
|
||||
intr_matrix_clear();
|
||||
core_intr_matrix_clear();
|
||||
|
||||
//Take care putting stuff here: if asked, FreeRTOS will happily tell you the scheduler
|
||||
//has started, but it isn't active *on this CPU* yet.
|
||||
|
@ -528,7 +528,7 @@ void IRAM_ATTR call_start_cpu0(void)
|
|||
g_startup_time = esp_rtc_get_time_us();
|
||||
|
||||
// Clear interrupt matrix for PRO CPU core
|
||||
intr_matrix_clear();
|
||||
core_intr_matrix_clear();
|
||||
|
||||
#ifndef CONFIG_IDF_ENV_FPGA // TODO: on FPGA it should be possible to configure this, not currently working with APB_CLK_FREQ changed
|
||||
#ifdef CONFIG_ESP_CONSOLE_UART
|
||||
|
|
Ładowanie…
Reference in New Issue