2021-03-11 01:48:30 +00:00
|
|
|
// Copyright 2015-2020 Espressif Systems (Shanghai) PTE LTD
|
|
|
|
//
|
|
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
|
|
// you may not use this file except in compliance with the License.
|
|
|
|
// You may obtain a copy of the License at
|
|
|
|
//
|
|
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
//
|
|
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
|
// See the License for the specific language governing permissions and
|
|
|
|
// limitations under the License.
|
|
|
|
|
2019-10-30 03:19:22 +00:00
|
|
|
#include "esp_system.h"
|
|
|
|
#include "esp_private/system_internal.h"
|
|
|
|
#include "esp_heap_caps.h"
|
|
|
|
#include "freertos/FreeRTOS.h"
|
|
|
|
#include "freertos/task.h"
|
2020-07-08 06:38:33 +00:00
|
|
|
#include "soc/cpu.h"
|
2020-03-10 15:46:10 +00:00
|
|
|
#include "soc/rtc.h"
|
|
|
|
#include "soc/rtc_cntl_reg.h"
|
2020-06-08 16:32:35 +00:00
|
|
|
#include "esp_private/panic_internal.h"
|
2020-07-13 13:33:23 +00:00
|
|
|
#include "esp_rom_uart.h"
|
|
|
|
#if CONFIG_IDF_TARGET_ESP32S2
|
2020-03-10 15:46:10 +00:00
|
|
|
#include "esp32s2/memprot.h"
|
2020-07-29 05:13:51 +00:00
|
|
|
#elif CONFIG_IDF_TARGET_ESP32S3
|
|
|
|
#include "esp32s3/memprot.h"
|
2020-11-26 08:56:13 +00:00
|
|
|
#elif CONFIG_IDF_TARGET_ESP32C3
|
|
|
|
#include "esp32c3/memprot.h"
|
2021-06-10 07:22:43 +00:00
|
|
|
#elif CONFIG_IDF_TARGET_ESP32H2
|
|
|
|
#include "esp32h2/memprot.h"
|
2020-03-10 15:46:10 +00:00
|
|
|
#endif
|
|
|
|
|
2020-12-30 13:24:31 +00:00
|
|
|
#define SHUTDOWN_HANDLERS_NO 5
|
|
|
|
|
2019-10-30 03:19:22 +00:00
|
|
|
static shutdown_handler_t shutdown_handlers[SHUTDOWN_HANDLERS_NO];
|
|
|
|
|
2021-03-11 01:48:30 +00:00
|
|
|
void IRAM_ATTR esp_restart_noos_dig(void)
|
|
|
|
{
|
|
|
|
// make sure all the panic handler output is sent from UART FIFO
|
|
|
|
if (CONFIG_ESP_CONSOLE_UART_NUM >= 0) {
|
|
|
|
esp_rom_uart_tx_wait_idle(CONFIG_ESP_CONSOLE_UART_NUM);
|
|
|
|
}
|
|
|
|
|
|
|
|
// switch to XTAL (otherwise we will keep running from the PLL)
|
|
|
|
rtc_clk_cpu_freq_set_xtal();
|
|
|
|
|
|
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
|
|
esp_cpu_unstall(PRO_CPU_NUM);
|
|
|
|
#endif
|
|
|
|
// reset the digital part
|
|
|
|
SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
|
|
|
|
while (true) {
|
|
|
|
;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-10-30 03:19:22 +00:00
|
|
|
esp_err_t esp_register_shutdown_handler(shutdown_handler_t handler)
|
|
|
|
{
|
|
|
|
for (int i = 0; i < SHUTDOWN_HANDLERS_NO; i++) {
|
|
|
|
if (shutdown_handlers[i] == handler) {
|
|
|
|
return ESP_ERR_INVALID_STATE;
|
|
|
|
} else if (shutdown_handlers[i] == NULL) {
|
|
|
|
shutdown_handlers[i] = handler;
|
|
|
|
return ESP_OK;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return ESP_ERR_NO_MEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
esp_err_t esp_unregister_shutdown_handler(shutdown_handler_t handler)
|
|
|
|
{
|
|
|
|
for (int i = 0; i < SHUTDOWN_HANDLERS_NO; i++) {
|
|
|
|
if (shutdown_handlers[i] == handler) {
|
|
|
|
shutdown_handlers[i] = NULL;
|
|
|
|
return ESP_OK;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return ESP_ERR_INVALID_STATE;
|
|
|
|
}
|
|
|
|
|
2020-03-10 15:46:10 +00:00
|
|
|
|
2019-10-30 03:19:22 +00:00
|
|
|
void IRAM_ATTR esp_restart(void)
|
|
|
|
{
|
|
|
|
for (int i = SHUTDOWN_HANDLERS_NO - 1; i >= 0; i--) {
|
|
|
|
if (shutdown_handlers[i]) {
|
|
|
|
shutdown_handlers[i]();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
// Disable scheduler on this core.
|
|
|
|
vTaskSuspendAll();
|
|
|
|
|
2021-01-04 18:38:10 +00:00
|
|
|
bool digital_reset_needed = false;
|
|
|
|
#if CONFIG_ESP_SYSTEM_CONFIG_MEMPROT_FEATURE
|
2020-04-30 14:37:57 +00:00
|
|
|
if (esp_memprot_is_intr_ena_any() || esp_memprot_is_locked_any()) {
|
2021-01-04 18:38:10 +00:00
|
|
|
digital_reset_needed = true;
|
2020-03-10 15:46:10 +00:00
|
|
|
}
|
|
|
|
#endif
|
2021-01-04 18:38:10 +00:00
|
|
|
if (digital_reset_needed) {
|
|
|
|
esp_restart_noos_dig();
|
|
|
|
}
|
2019-10-30 03:19:22 +00:00
|
|
|
esp_restart_noos();
|
|
|
|
}
|
|
|
|
|
|
|
|
uint32_t esp_get_free_heap_size( void )
|
|
|
|
{
|
|
|
|
return heap_caps_get_free_size( MALLOC_CAP_DEFAULT );
|
|
|
|
}
|
|
|
|
|
2020-05-28 08:53:54 +00:00
|
|
|
uint32_t esp_get_free_internal_heap_size( void )
|
|
|
|
{
|
|
|
|
return heap_caps_get_free_size( MALLOC_CAP_8BIT | MALLOC_CAP_DMA | MALLOC_CAP_INTERNAL );
|
|
|
|
}
|
|
|
|
|
2019-10-30 03:19:22 +00:00
|
|
|
uint32_t esp_get_minimum_free_heap_size( void )
|
|
|
|
{
|
|
|
|
return heap_caps_get_minimum_free_size( MALLOC_CAP_DEFAULT );
|
|
|
|
}
|
|
|
|
|
2020-03-10 15:46:10 +00:00
|
|
|
const char *esp_get_idf_version(void)
|
2019-10-30 03:19:22 +00:00
|
|
|
{
|
|
|
|
return IDF_VER;
|
|
|
|
}
|
|
|
|
|
2020-03-10 15:46:10 +00:00
|
|
|
void __attribute__((noreturn)) esp_system_abort(const char *details)
|
2020-02-02 15:23:16 +00:00
|
|
|
{
|
|
|
|
panic_abort(details);
|
2020-04-30 14:37:57 +00:00
|
|
|
}
|