kopia lustrzana https://github.com/UU5JPP/Wolf-LITE
11 wiersze
406 B
Verilog
11 wiersze
406 B
Verilog
tx_nco u0 (
|
|
.clk (<connected-to-clk>), // clk.clk
|
|
.clken (<connected-to-clken>), // in.clken
|
|
.phi_inc_i (<connected-to-phi_inc_i>), // .phi_inc_i
|
|
.fsin_o (<connected-to-fsin_o>), // out.fsin_o
|
|
.fcos_o (<connected-to-fcos_o>), // .fcos_o
|
|
.out_valid (<connected-to-out_valid>), // .out_valid
|
|
.reset_n (<connected-to-reset_n>) // rst.reset_n
|
|
);
|
|
|