kopia lustrzana https://github.com/UU5JPP/Wolf-LITE
VCXO_CALIBR DAC
rodzic
6a20dae00a
commit
e6c6211a87
|
@ -98,7 +98,7 @@ void RF_UNIT_ProcessSensors(void)
|
|||
else
|
||||
backward = 0.001f;
|
||||
|
||||
TRX_VLT_forward = 0.99f * TRX_VLT_forward + 0.01f * forward;
|
||||
TRX_VLT_forward = 0.80f * TRX_VLT_forward + 0.20f * forward;
|
||||
TRX_VLT_backward = 0.99f * TRX_VLT_backward + 0.01f * backward;
|
||||
TRX_SWR = (TRX_VLT_forward + TRX_VLT_backward) / (TRX_VLT_forward - TRX_VLT_backward);
|
||||
|
||||
|
|
|
@ -12,7 +12,7 @@
|
|||
//#define ADC_CLOCK 64320000 // ADC generator frequency
|
||||
//#define DAC_CLOCK 160800000 // DAC generator frequency
|
||||
#define ADC_CLOCK (int32_t)(61440000 + (CALIBRATE.VCXO_CALIBR * 10)) // ADC generator frequency êàëèáðîâêà ÷àñòîòû ãåíåðàòîðà
|
||||
#define DAC_CLOCK 153600000 // DAC generator frequency
|
||||
#define DAC_CLOCK (int32_t)(153600000 + (CALIBRATE.VCXO_CALIBR * 10)) // DAC generator frequency
|
||||
#define MAX_RX_FREQ_HZ 750000000 // Maximum receive frequency (from the ADC datasheet)
|
||||
#define MAX_TX_FREQ_HZ (DAC_CLOCK / 2) // Maximum transmission frequency
|
||||
#define TRX_SAMPLERATE 48000 // audio stream sampling rate during processing
|
||||
|
@ -39,7 +39,7 @@
|
|||
// select LCD, comment on others
|
||||
//#define LCD_ILI9481 true
|
||||
//#define LCD_HX8357B true // Alex
|
||||
//#define LCD_HX8357C true // Alex
|
||||
#define LCD_HX8357C true // Alex
|
||||
//#define LCD_ILI9486 true
|
||||
#define LCD_ILI9481_IPS true
|
||||
|
||||
|
|
Ładowanie…
Reference in New Issue