kopia lustrzana https://github.com/alpov/SatCam
SVN revision 1192
rodzic
09ac3d7ebc
commit
ccd3002a71
|
@ -6,7 +6,7 @@
|
|||
<setting alwaysvectorfont="no"/>
|
||||
<setting verticaltext="up"/>
|
||||
</settings>
|
||||
<grid distance="0.025" unitdist="inch" unit="mm" style="dots" multiple="1" display="no" altdistance="0.0125" altunitdist="inch" altunit="inch"/>
|
||||
<grid distance="0.025" unitdist="inch" unit="mm" style="dots" multiple="1" display="no" altdistance="12.5" altunitdist="mil" altunit="mm"/>
|
||||
<layers>
|
||||
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
|
||||
<layer number="2" name="Route2" color="1" fill="3" visible="no" active="no"/>
|
||||
|
@ -36,7 +36,7 @@
|
|||
<layer number="26" name="bNames" color="7" fill="1" visible="no" active="yes"/>
|
||||
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
|
||||
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
|
||||
<layer number="29" name="tStop" color="7" fill="3" visible="yes" active="yes"/>
|
||||
<layer number="29" name="tStop" color="7" fill="3" visible="no" active="yes"/>
|
||||
<layer number="30" name="bStop" color="7" fill="6" visible="no" active="yes"/>
|
||||
<layer number="31" name="tCream" color="7" fill="4" visible="no" active="yes"/>
|
||||
<layer number="32" name="bCream" color="7" fill="5" visible="no" active="yes"/>
|
||||
|
@ -123,7 +123,7 @@
|
|||
<wire x1="3.175" y1="0" x2="32.385" y2="0" width="0.1" layer="20"/>
|
||||
<wire x1="35.56" y1="3.175" x2="35.56" y2="56.515" width="0.1" layer="20"/>
|
||||
<wire x1="0" y1="56.515" x2="0" y2="3.175" width="0.1" layer="20"/>
|
||||
<text x="4.1275" y="18.7325" size="1.4224" layer="100" font="vector" ratio="15" rot="R90">OK2ALP v3/2019</text>
|
||||
<text x="4.1275" y="18.7325" size="1.4224" layer="100" font="vector" ratio="15" rot="R90">OK2ALP v3/2020</text>
|
||||
<text x="32.7025" y="34.6075" size="0.8128" layer="100" font="vector" ratio="15">GND</text>
|
||||
<text x="32.7025" y="37.465" size="0.8128" layer="100" font="vector" ratio="15">SW-</text>
|
||||
<text x="32.7025" y="39.6875" size="0.8128" layer="100" font="vector" ratio="15">VCC</text>
|
||||
|
@ -1109,7 +1109,7 @@ design rules under a new name.</description>
|
|||
</element>
|
||||
<element name="R12" library="rcl" package="R0603" value="10k" x="20.955" y="50.165" smashed="yes" rot="R90">
|
||||
<attribute name="NAME" x="20.066" y="49.276" size="1.27" layer="25" rot="R90"/>
|
||||
<attribute name="VALUE" x="20.32" y="48.26" size="0.8128" layer="27" font="vector" ratio="12"/>
|
||||
<attribute name="VALUE" x="20.6375" y="48.26" size="0.8128" layer="27" font="vector" ratio="12"/>
|
||||
</element>
|
||||
<element name="R2" library="rcl" package="R0603" value="680" x="17.145" y="53.34" smashed="yes" rot="R270">
|
||||
<attribute name="NAME" x="18.034" y="54.229" size="1.27" layer="25" rot="R270"/>
|
||||
|
@ -1209,15 +1209,15 @@ design rules under a new name.</description>
|
|||
</element>
|
||||
<element name="R14" library="rcl" package="R0603" value="10k" x="19.05" y="50.165" smashed="yes" rot="R90">
|
||||
<attribute name="NAME" x="18.415" y="49.53" size="1.27" layer="25" rot="R90"/>
|
||||
<attribute name="VALUE" x="17.78" y="48.26" size="0.8128" layer="27" font="vector" ratio="12"/>
|
||||
<attribute name="VALUE" x="18.0975" y="48.26" size="0.8128" layer="27" font="vector" ratio="12"/>
|
||||
</element>
|
||||
<element name="JP1" library="pinhead" package="1X10" value="" x="17.78" y="56.515" smashed="yes" rot="R180">
|
||||
<attribute name="NAME" x="30.5562" y="54.6862" size="1.27" layer="25" ratio="10" rot="R180"/>
|
||||
<attribute name="VALUE" x="30.48" y="59.69" size="1.27" layer="27" rot="R180"/>
|
||||
</element>
|
||||
<element name="Q1" library="transistor-small-signal" package="SOT23" value="FDV301N" x="14.605" y="50.165" smashed="yes" rot="R90">
|
||||
<attribute name="NAME" x="12.7" y="48.26" size="1.27" layer="25" rot="R90"/>
|
||||
<attribute name="VALUE" x="13.0175" y="48.26" size="0.8128" layer="27" font="vector" ratio="12" rot="R90"/>
|
||||
<element name="Q1" library="transistor-small-signal" package="SOT23" value="FDV301N" x="13.6525" y="50.165" smashed="yes" rot="R90">
|
||||
<attribute name="NAME" x="11.7475" y="48.26" size="1.27" layer="25" rot="R90"/>
|
||||
<attribute name="VALUE" x="12.22375" y="49.05375" size="0.8128" layer="27" font="vector" ratio="12" rot="R90"/>
|
||||
</element>
|
||||
<element name="R26" library="rcl" package="R0603" value="47k" x="8.89" y="45.085" smashed="yes">
|
||||
<attribute name="NAME" x="8.255" y="45.72" size="1.27" layer="25"/>
|
||||
|
@ -1247,6 +1247,10 @@ design rules under a new name.</description>
|
|||
<attribute name="NAME" x="9.89" y="46.115" size="1.016" layer="25" rot="R180"/>
|
||||
<attribute name="VALUE" x="7.6675" y="47.3025" size="0.8128" layer="27" font="vector" ratio="12" rot="R180"/>
|
||||
</element>
|
||||
<element name="R33" library="rcl" package="R0603" value="10k" x="16.51" y="50.165" smashed="yes" rot="R270">
|
||||
<attribute name="NAME" x="17.145" y="50.8" size="1.27" layer="25" rot="R270"/>
|
||||
<attribute name="VALUE" x="15.5575" y="48.26" size="0.8128" layer="27" font="vector" ratio="12"/>
|
||||
</element>
|
||||
</elements>
|
||||
<signals>
|
||||
<signal name="D0">
|
||||
|
@ -1605,7 +1609,7 @@ design rules under a new name.</description>
|
|||
<wire x1="34.925" y1="43.815" x2="34.925" y2="46.99" width="0.254" layer="1"/>
|
||||
<wire x1="34.925" y1="46.99" x2="34.6075" y2="47.3075" width="0.254" layer="1"/>
|
||||
<wire x1="34.6075" y1="47.3075" x2="33.9725" y2="47.3075" width="0.254" layer="1"/>
|
||||
<via x="16.8275" y="50.8" extent="1-16" drill="0.4"/>
|
||||
<via x="15.5575" y="51.7525" extent="1-16" drill="0.4"/>
|
||||
<via x="12.065" y="21.2725" extent="1-16" drill="0.4"/>
|
||||
<via x="8.255" y="1.27" extent="1-16" drill="0.4"/>
|
||||
<via x="27.305" y="1.27" extent="1-16" drill="0.4"/>
|
||||
|
@ -1617,7 +1621,6 @@ design rules under a new name.</description>
|
|||
<via x="1.5875" y="24.765" extent="1-16" drill="0.4"/>
|
||||
<via x="2.8575" y="45.72" extent="1-16" drill="0.4"/>
|
||||
<via x="7.62" y="50.165" extent="1-16" drill="0.4"/>
|
||||
<via x="12.3825" y="53.34" extent="1-16" drill="0.4"/>
|
||||
<via x="22.86" y="50.4825" extent="1-16" drill="0.4"/>
|
||||
<via x="20.955" y="47.9425" extent="1-16" drill="0.4"/>
|
||||
<via x="20.955" y="44.45" extent="1-16" drill="0.4"/>
|
||||
|
@ -1640,6 +1643,11 @@ design rules under a new name.</description>
|
|||
<wire x1="31.115" y1="13.97" x2="31.115" y2="13.335" width="0.4064" layer="1"/>
|
||||
<wire x1="31.115" y1="13.335" x2="30.1625" y2="12.3825" width="0.4064" layer="1"/>
|
||||
<wire x1="30.1625" y1="12.3825" x2="30.1625" y2="12.065" width="0.4064" layer="1"/>
|
||||
<contactref element="R33" pad="1"/>
|
||||
<wire x1="15.5575" y1="51.7525" x2="15.5575" y2="51.435" width="0.254" layer="1"/>
|
||||
<wire x1="15.5575" y1="51.435" x2="15.24" y2="51.1175" width="0.254" layer="1"/>
|
||||
<wire x1="15.24" y1="51.1175" x2="14.755" y2="51.1175" width="0.254" layer="1"/>
|
||||
<wire x1="14.755" y1="51.1175" x2="14.7525" y2="51.115" width="0.254" layer="1"/>
|
||||
</signal>
|
||||
<signal name="VCC">
|
||||
<contactref element="IC3" pad="5"/>
|
||||
|
@ -1936,12 +1944,12 @@ design rules under a new name.</description>
|
|||
<contactref element="C2" pad="2"/>
|
||||
<contactref element="R2" pad="2"/>
|
||||
<wire x1="9.525" y1="39.585" x2="9.525" y2="40.3225" width="0.254" layer="1"/>
|
||||
<via x="17.4625" y="51.7525" extent="1-16" drill="0.4"/>
|
||||
<wire x1="17.145" y1="52.49" x2="17.145" y2="52.07" width="0.254" layer="1"/>
|
||||
<wire x1="17.145" y1="52.07" x2="17.4625" y2="51.7525" width="0.254" layer="1"/>
|
||||
<via x="17.78" y="51.7525" extent="1-16" drill="0.4"/>
|
||||
<wire x1="17.145" y1="52.49" x2="17.145" y2="52.3875" width="0.254" layer="1"/>
|
||||
<wire x1="17.145" y1="52.3875" x2="17.78" y2="51.7525" width="0.254" layer="1"/>
|
||||
<via x="9.525" y="40.3225" extent="1-16" drill="0.4"/>
|
||||
<wire x1="17.4625" y1="51.7525" x2="18.415" y2="50.8" width="0.254" layer="16"/>
|
||||
<wire x1="18.415" y1="50.8" x2="18.415" y2="49.53" width="0.254" layer="16"/>
|
||||
<wire x1="17.78" y1="51.7525" x2="18.415" y2="51.1175" width="0.254" layer="16"/>
|
||||
<wire x1="18.415" y1="51.1175" x2="18.415" y2="49.53" width="0.254" layer="16"/>
|
||||
<wire x1="18.415" y1="49.53" x2="17.78" y2="48.895" width="0.254" layer="16"/>
|
||||
<wire x1="17.78" y1="48.895" x2="11.7475" y2="48.895" width="0.254" layer="16"/>
|
||||
<wire x1="11.7475" y1="48.895" x2="9.525" y2="46.6725" width="0.254" layer="16"/>
|
||||
|
@ -1993,12 +2001,15 @@ design rules under a new name.</description>
|
|||
<wire x1="4.445" y1="21.9075" x2="2.54" y2="23.8125" width="0.254" layer="16"/>
|
||||
<via x="4.445" y="20.32" extent="1-16" drill="0.4"/>
|
||||
<contactref element="Q1" pad="1"/>
|
||||
<wire x1="15.705" y1="49.215" x2="16.83" y2="49.215" width="0.254" layer="1"/>
|
||||
<wire x1="16.83" y1="49.215" x2="17.4625" y2="49.8475" width="0.254" layer="1"/>
|
||||
<via x="17.4625" y="49.8475" extent="1-16" drill="0.4"/>
|
||||
<wire x1="17.4625" y1="49.8475" x2="17.145" y2="49.53" width="0.254" layer="16"/>
|
||||
<wire x1="17.145" y1="49.53" x2="11.43" y2="49.53" width="0.254" layer="16"/>
|
||||
<via x="15.5575" y="49.8475" extent="1-16" drill="0.4"/>
|
||||
<wire x1="15.5575" y1="49.8475" x2="15.24" y2="49.53" width="0.254" layer="16"/>
|
||||
<wire x1="15.24" y1="49.53" x2="11.43" y2="49.53" width="0.254" layer="16"/>
|
||||
<wire x1="11.43" y1="49.53" x2="2.54" y2="40.64" width="0.254" layer="16"/>
|
||||
<contactref element="R33" pad="2"/>
|
||||
<wire x1="14.7525" y1="49.215" x2="14.925" y2="49.215" width="0.254" layer="1"/>
|
||||
<wire x1="14.925" y1="49.215" x2="15.5575" y2="49.8475" width="0.254" layer="1"/>
|
||||
<wire x1="16.51" y1="49.315" x2="16.09" y2="49.315" width="0.254" layer="1"/>
|
||||
<wire x1="16.09" y1="49.315" x2="15.5575" y2="49.8475" width="0.254" layer="1"/>
|
||||
</signal>
|
||||
<signal name="UART2TX">
|
||||
<contactref element="IC4" pad="16"/>
|
||||
|
@ -2416,9 +2427,9 @@ design rules under a new name.</description>
|
|||
<signal name="N$3">
|
||||
<contactref element="R6" pad="2"/>
|
||||
<contactref element="Q1" pad="3"/>
|
||||
<wire x1="13.505" y1="50.165" x2="13.505" y2="50.97" width="0.254" layer="1"/>
|
||||
<wire x1="13.505" y1="50.97" x2="13.97" y2="51.435" width="0.254" layer="1"/>
|
||||
<wire x1="13.97" y1="51.435" x2="13.97" y2="52.49" width="0.254" layer="1"/>
|
||||
<wire x1="13.97" y1="52.49" x2="13.755" y2="52.49" width="0.254" layer="1"/>
|
||||
<wire x1="13.755" y1="52.49" x2="12.5525" y2="51.2875" width="0.254" layer="1"/>
|
||||
<wire x1="12.5525" y1="50.165" x2="12.5525" y2="51.2875" width="0.254" layer="1"/>
|
||||
</signal>
|
||||
<signal name="N$6">
|
||||
<contactref element="R32" pad="2"/>
|
||||
|
@ -2504,6 +2515,8 @@ design rules under a new name.</description>
|
|||
<approved hash="5,1,c3ff2729ac39bac8"/>
|
||||
<approved hash="5,1,32fcd629ac39bacb"/>
|
||||
<approved hash="5,1,a1e24529a839bed5"/>
|
||||
<approved hash="4,1,f8e01009746f6a4e"/>
|
||||
<approved hash="4,1,096f608eb56ddbcd"/>
|
||||
</errors>
|
||||
</board>
|
||||
</drawing>
|
||||
|
|
|
@ -8020,6 +8020,8 @@ http://www.fairchildsemi.com/ds/LM/LM7805.pdf</description>
|
|||
<part name="C26" library="rcl" deviceset="C-EU" device="C0805K" value="10u/16V"/>
|
||||
<part name="GND39" library="supply1" deviceset="GND" device=""/>
|
||||
<part name="VDD1" library="supply1" deviceset="VDD" device=""/>
|
||||
<part name="R33" library="rcl" deviceset="R-EU_" device="R0603" value="10k"/>
|
||||
<part name="GND38" library="supply1" deviceset="GND" device=""/>
|
||||
</parts>
|
||||
<sheets>
|
||||
<sheet>
|
||||
|
@ -8149,7 +8151,7 @@ http://www.fairchildsemi.com/ds/LM/LM7805.pdf</description>
|
|||
<instance part="GND5" gate="1" x="58.42" y="73.66"/>
|
||||
<instance part="JP1" gate="A" x="50.8" y="33.02"/>
|
||||
<instance part="Q1" gate="G$1" x="88.9" y="81.28" rot="MR0"/>
|
||||
<instance part="GND13" gate="1" x="88.9" y="73.66"/>
|
||||
<instance part="GND13" gate="1" x="88.9" y="63.5"/>
|
||||
<instance part="R26" gate="G$1" x="121.92" y="38.1"/>
|
||||
<instance part="R25" gate="G$1" x="111.76" y="27.94" rot="R90"/>
|
||||
<instance part="GND14" gate="1" x="111.76" y="17.78"/>
|
||||
|
@ -8165,6 +8167,8 @@ http://www.fairchildsemi.com/ds/LM/LM7805.pdf</description>
|
|||
<instance part="C26" gate="G$1" x="144.78" y="27.94"/>
|
||||
<instance part="GND39" gate="1" x="144.78" y="17.78"/>
|
||||
<instance part="VDD1" gate="G$1" x="40.64" y="66.04" rot="MR0"/>
|
||||
<instance part="R33" gate="G$1" x="101.6" y="71.12" rot="R90"/>
|
||||
<instance part="GND38" gate="1" x="101.6" y="63.5"/>
|
||||
</instances>
|
||||
<busses>
|
||||
<bus name="D[0..7],PCLK,XCLK,HREF,VSYNC">
|
||||
|
@ -8570,6 +8574,7 @@ http://www.fairchildsemi.com/ds/LM/LM7805.pdf</description>
|
|||
<segment>
|
||||
<pinref part="Q1" gate="G$1" pin="S"/>
|
||||
<pinref part="GND13" gate="1" pin="GND"/>
|
||||
<wire x1="88.9" y1="66.04" x2="88.9" y2="76.2" width="0.1524" layer="91"/>
|
||||
</segment>
|
||||
<segment>
|
||||
<pinref part="R25" gate="G$1" pin="1"/>
|
||||
|
@ -8591,6 +8596,10 @@ http://www.fairchildsemi.com/ds/LM/LM7805.pdf</description>
|
|||
<pinref part="C26" gate="G$1" pin="2"/>
|
||||
<wire x1="144.78" y1="20.32" x2="144.78" y2="22.86" width="0.1524" layer="91"/>
|
||||
</segment>
|
||||
<segment>
|
||||
<pinref part="R33" gate="G$1" pin="1"/>
|
||||
<pinref part="GND38" gate="1" pin="GND"/>
|
||||
</segment>
|
||||
</net>
|
||||
<net name="VCC" class="0">
|
||||
<segment>
|
||||
|
@ -8904,7 +8913,11 @@ http://www.fairchildsemi.com/ds/LM/LM7805.pdf</description>
|
|||
<wire x1="127" y1="78.74" x2="129.54" y2="76.2" width="0.1524" layer="91"/>
|
||||
<label x="111.76" y="78.74" size="1.778" layer="95"/>
|
||||
<pinref part="Q1" gate="G$1" pin="G"/>
|
||||
<wire x1="93.98" y1="78.74" x2="127" y2="78.74" width="0.1524" layer="91"/>
|
||||
<wire x1="93.98" y1="78.74" x2="101.6" y2="78.74" width="0.1524" layer="91"/>
|
||||
<pinref part="R33" gate="G$1" pin="2"/>
|
||||
<wire x1="101.6" y1="78.74" x2="127" y2="78.74" width="0.1524" layer="91"/>
|
||||
<wire x1="101.6" y1="76.2" x2="101.6" y2="78.74" width="0.1524" layer="91"/>
|
||||
<junction x="101.6" y="78.74"/>
|
||||
</segment>
|
||||
<segment>
|
||||
<wire x1="152.4" y1="121.92" x2="177.8" y2="121.92" width="0.1524" layer="91"/>
|
||||
|
|
Plik binarny nie jest wyświetlany.
Plik binarny nie jest wyświetlany.
|
@ -2,6 +2,8 @@
|
|||
|
||||
<h2>PSAT-2 TLM stream decoder</h2>
|
||||
|
||||
<a href="psat2sep.php">Insert separator</a><p>
|
||||
|
||||
<?php
|
||||
|
||||
function check_ascii($s, $len)
|
||||
|
|
|
@ -0,0 +1,27 @@
|
|||
<html><body>
|
||||
|
||||
<h2>PSAT-2 TLM decoder</h2>
|
||||
|
||||
Separator OK.
|
||||
|
||||
<?php
|
||||
|
||||
$fp = fopen("tlm_psk.txt", "a");
|
||||
fprintf($fp, "----- %s -----\n", date('Y-m-d H:i:s'));
|
||||
fclose($fp);
|
||||
|
||||
$fp = fopen("tbl_psk.txt", "a");
|
||||
fprintf($fp, "----- %s -----\n", date('Y-m-d H:i:s'));
|
||||
fclose($fp);
|
||||
|
||||
$fp = fopen("tlm_sstv.txt", "a");
|
||||
fprintf($fp, "----- %s -----\n", date('Y-m-d H:i:s'));
|
||||
fclose($fp);
|
||||
|
||||
$fp = fopen("tbl_sstv.txt", "a");
|
||||
fprintf($fp, "----- %s -----\n", date('Y-m-d H:i:s'));
|
||||
fclose($fp);
|
||||
|
||||
?>
|
||||
|
||||
</body></html>
|
|
@ -227,7 +227,7 @@ if ($tlm != "") {
|
|||
if ($tlm2[0] == 'A' || $tlm2[0] == 'B' || $tlm2[0] == 'C' || $tlm2[0] == 'D') {
|
||||
echo "<h3>PSK TLM</h3>\n";
|
||||
echo "<pre>\n";
|
||||
$excel = parse_tlm_psk($tlm2, $comment);
|
||||
$excel = parse_tlm_psk($tlm2, $comment.' '.date('Y-m-d'));
|
||||
echo "</pre>";
|
||||
legend_psk();
|
||||
$fp = fopen("tlm_psk.txt", "a");
|
||||
|
@ -240,7 +240,7 @@ if ($tlm != "") {
|
|||
else if ($tlm2[0] == 'S') {
|
||||
echo "<h3>SSTV TLM</h3>\n";
|
||||
echo "<pre>\n";
|
||||
$excel = parse_tlm_sstv($tlm2, $comment);
|
||||
$excel = parse_tlm_sstv($tlm2, $comment.' '.date('Y-m-d'));
|
||||
echo "</pre>";
|
||||
legend_sstv();
|
||||
$fp = fopen("tlm_sstv.txt", "a");
|
||||
|
|
Ładowanie…
Reference in New Issue