RP2040-code/Function Generator/GPIO+Definitions.h

78 wiersze
6.6 KiB
C
Czysty Zwykły widok Historia

2024-10-15 10:19:21 +00:00
#pragma once
//#define NewHardware // Comment/Uncomment to select active GPIO ports
#ifdef NewHardware
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Define GPIO connections for Pico (new hardware)...
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Phase lock:
// Read/Write through serial port does not use DMA channels. This removes most DAC channels jitter at
// high frequencies.
// 1 Hz => 900 KHz - Phase sync stable
// 900 KHz => 1 MHz - Phase sync usable - random drifting easily corrected by hitting 'return'
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
#define SPI_PORT spi1 // Using SPI port 1
// ┌──────────┬───────────────┬─────────────┐────────────────┐
// │ PGA2040 │ Connection │ MCP41010 │ Display module │
// ├──────────┼───────────────┼─────────────┤────────────────┤
#define PIN_RX 12 // │ GPIO 12 │ SPI1 RX │ (unused) │ (unused) │
#define Display_CS 26 // │ GPIO 17 │ Chip select │ (unused) │ SS1 (white) │
#define PIN_CLK 10 // │ GPIO 10 │ SPI1 Clock │ SCK (Pin 2) │ SCK (blue) │
#define PIN_TX 11 // │ GPIO 11 │ SPI1 TX │ SI (Pin 3) │ SDI (green) │
#define Level_CS 22 // │ GPIO 22 │ Chip select │ CS (Pin 1) │ (unused) │
// └──────────┴───────────────┴─────────────┘────────────────┘
#define DAC_A_Start 2 // First GPIO port used by DAC A
#define DAC_B_Start 14 // First GPIO port used by DAC B
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
#else
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Define GPIO connections for Pico (Module)...
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Phase lock:
// Read/Write through USB serial port requires DMA channel usage. This makes the DAC channels jitter at
// high frequencies and causes phase sync issues.
// 1 Hz => 250 KHz - Phase sync stable
// 250 KHz => 750 KHz - Phase sync usable - some drifting noticable when using USB serial input
// 750 KHz => 1 MHz - Phase sync unusable - random drifting
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//
// Note: 1) The SPI Port only works through specific pins, so these connections are defined first.
// 2) Pin assignments prevent the use of the UART for this configuration.
// SPI Port connections...
#define SPI_PORT spi0 // Using SPI port 0
// ┌──────────┬───────────────┬─────────────┐────────────────┐
// │ PGA2040 │ Connection │ MCP41010 │ Display module │
// ├──────────┼───────────────┼─────────────┤────────────────┤
#define PIN_RX 16 // │ GPIO 16 │ SPI0 RX │ (unused) │ (unused) │
#define Display_CS 17 // │ GPIO 17 │ Chip select │ (unused) │ SS1 (white) │
#define PIN_CLK 18 // │ GPIO 18 │ SPI0 Clock │ SCK (Pin 2) │ SCK (blue) │
#define PIN_TX 19 // │ GPIO 19 │ SPI0 TX │ SI (Pin 3) │ SDI (green) │
#define Level_CS 20 // │ GPIO 20 │ Chip select │ CS (Pin 1) │ (unused) │
// └──────────┴───────────────┴─────────────┘────────────────┘
#define DAC_A_Start 0 // First GPIO port used by DAC A
#define DAC_B_Start 8 // First GPIO port used by DAC B
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
#endif
// Definitions common to either hardware...
#define _DAC_A 0 // DAC channel alias
#define _DAC_B 1 // DAC channel alias
#define _Funct_ 2
#define _Phase_ 3
#define _Duty_ 4
#define _Range_ 5
#define _Harmonic_ 10
#define _PIOnum_ pio0 // Code will work equally well on either pio0 or pio1
#define eof 255 // EOF in stdio.h -is -1, but getchar returns int 255 to avoid blocking
#define CR 13
#define MWidth 12 // Width of terminal command margin (in columns)
// Define clock speed...
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//#define SysClock 125 // System clock for 0.488 MHz DAC output (Pico default)
//#define SysClock 250 // System clock x 2 for 0.977 MHz DAC output
#define SysClock 280 // Overclock for 1.000 MHz DAC output
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////