2023-03-27 15:58:28 +00:00
|
|
|
#include <stdio.h>
|
|
|
|
#include <string.h>
|
|
|
|
#include "pico/stdlib.h"
|
|
|
|
#include "pico/binary_info.h"
|
|
|
|
#include "hardware/spi.h"
|
|
|
|
#include <math.h>
|
|
|
|
#include "hardware/clocks.h"
|
|
|
|
#include "hardware/dma.h"
|
|
|
|
#include "blink.pio.h"
|
|
|
|
#include "FastDAC.pio.h"
|
|
|
|
#include "SlowDAC.pio.h"
|
2022-06-20 19:13:48 +00:00
|
|
|
|
2022-08-17 13:22:46 +00:00
|
|
|
/////////////////////////////
|
|
|
|
// Define GPIO connections...
|
|
|
|
/////////////////////////////
|
|
|
|
|
2023-03-27 15:58:28 +00:00
|
|
|
// Note: The SPI Port only works through specific pins, so this port is defined first.
|
|
|
|
// SPI Port connections... // ┌──────────┬───────────────┬─────────────┐──────────────┐
|
|
|
|
// │ PGA2040 │ Connection │ MCP41010 │ Nixie module │
|
|
|
|
// ├──────────┼───────────────┼─────────────┤──────────────┤
|
|
|
|
#define PIN_RX 16 // │ GPIO 16 │ RX/spi1_rx │ │ - │
|
|
|
|
//#define PIN_CS 17 // │ GPIO 17 │ CS/spi1_cs │ │ │ can this be re-defined ?
|
|
|
|
#define PIN_CLK 18 // │ GPIO 18 │ CLK/spi1_clk │ │ SCK (blue) │
|
|
|
|
#define PIN_TX 19 // │ GPIO 19 │ TX/spi1_tx │ │ SDI (green) │
|
|
|
|
#define Nixie_CS 21 // │ GPIO 21 │ Chip select │ │ SS1 (white) │
|
|
|
|
// └──────────┴───────────────┴─────────────┘──────────────┘
|
|
|
|
#define SPI_PORT spi0 // These SPI connections require the use of RP2040 SPI port 0
|
|
|
|
|
2023-04-01 17:42:17 +00:00
|
|
|
#define _A 0 // DAC channel alias
|
|
|
|
#define _B 1
|
2023-03-27 15:58:28 +00:00
|
|
|
#define LED 20 // GPIO connected to LED
|
2023-04-01 17:42:17 +00:00
|
|
|
#define BitMapSize 256 // Match X to Y resolution
|
2023-03-27 15:58:28 +00:00
|
|
|
//#define BitMapSize 360 // won't work - DMA needs to operate as a power of 2
|
2023-04-01 17:42:17 +00:00
|
|
|
#define Slow 0
|
|
|
|
#define Fast 1
|
|
|
|
#define _Sine_ 0 // Permited values for variable WaveForm_Type
|
|
|
|
#define _Square_ 1
|
|
|
|
#define _Triangle_ 2
|
|
|
|
#define _GPIO_ 0
|
|
|
|
#define _PIO_ 1
|
|
|
|
#define _BM_start_ 2
|
|
|
|
#define _SM_fast_ 3
|
|
|
|
#define _SM_slow_ 4
|
|
|
|
#define _SM_code_fast_ 5
|
|
|
|
#define _SM_code_slow_ 6
|
|
|
|
#define _SM_ 7
|
|
|
|
#define _DMA_ctrl_fast_ 8
|
|
|
|
#define _DMA_ctrl_slow_ 9
|
|
|
|
#define _DMA_data_fast_ 10
|
|
|
|
#define _DMA_data_slow_ 11
|
|
|
|
#define _Funct_ 12
|
|
|
|
#define _Phase_ 13
|
|
|
|
#define _Freq_ 14
|
|
|
|
#define _Range_ 15
|
|
|
|
#define _DutyC_ 16
|
2023-03-27 15:58:28 +00:00
|
|
|
|
|
|
|
unsigned short DAC_channel_mask = 0 ; // Binary mask to simultaneously start all DMA channels
|
|
|
|
const uint32_t transfer_count = BitMapSize ; // Number of DMA transfers per event
|
|
|
|
int Value, tmp, WaveForm_Type;
|
|
|
|
const uint startLineLength = 8; // the linebuffer will automatically grow for longer lines
|
|
|
|
const char eof = 255; // EOF in stdio.h -is -1, but getchar returns int 255 to avoid blocking
|
|
|
|
const char *HelpText =
|
|
|
|
"\tUsage...\n"
|
|
|
|
"\t ? - Usage\n"
|
|
|
|
"\t S - Status\n"
|
|
|
|
"\t I - System info\n"
|
|
|
|
"\t <A/B>fnnn - Frequency ( 0->999 )\n"
|
|
|
|
"\t <A/B>h - Frequency multiplier Hz\n"
|
|
|
|
"\t <A/B>k - Frequency multiplier KHz\n"
|
|
|
|
"\t <A/B>snnn - Sine wave + harmonic ( 0->9 )\n"
|
|
|
|
"\t <A/B>qnnn - Square wave + duty cycle ( 0->100%% )\n"
|
|
|
|
"\t <A/B>tnnn - Triangle wave + duty cycle ( 0->100%% )\n"
|
|
|
|
"\t p<A/B>nnn - Phase ( 0->360 degrees )\n"
|
|
|
|
"\t <A/B> - DAC channel A or B\n"
|
|
|
|
"\t nnn - Three digit numeric value\n";
|
|
|
|
|
|
|
|
class DACchannel {
|
2023-04-01 17:42:17 +00:00
|
|
|
unsigned short DAC_data[BitMapSize] __attribute__ ((aligned(2048))) ; // Align DAC data (2048d = 0800h)
|
|
|
|
uint StateMachine[2] ; // Fast and slow State Machines
|
2023-03-27 15:58:28 +00:00
|
|
|
uint Funct, Phase, Freq, Range, DutyC;
|
2023-04-01 17:42:17 +00:00
|
|
|
uint GPIO, _pioNum, SM_fast, SM_slow, SM_code_fast ; // Variabes used by the getter function...
|
2023-03-27 15:58:28 +00:00
|
|
|
uint SM_code_slow, ctrl_chan_fast, ctrl_chan_slow ;
|
|
|
|
uint data_chan_fast, data_chan_slow ;
|
2023-04-01 17:42:17 +00:00
|
|
|
PIO pio; // Class wide var to share value with setter function
|
2022-04-13 20:21:38 +00:00
|
|
|
|
2022-08-07 12:49:03 +00:00
|
|
|
public:
|
2023-04-01 17:42:17 +00:00
|
|
|
// Setter functions...
|
|
|
|
void SetFunct (int _value) { Funct = _value; } // Function (Sine/Triangl/Square)
|
|
|
|
void SetPhase (int _value) { Phase = _value; // Phase shift (0->360 degrees)
|
|
|
|
DACclock(Freq); }
|
|
|
|
void SetDutyC (int _value) { DutyC = _value; } // Duty cycle (0->100%)
|
|
|
|
void SetRange (int _value) { Range = _value; // Range (Hz/KHz)
|
|
|
|
DACclock(Freq * Range); } // Update State MAchine run speed
|
|
|
|
void SetFreq (int _value) { Freq = _value; // Frequency (numeric)
|
|
|
|
DACclock(Freq * Range); } // Update State machine run speed
|
|
|
|
void DACclock (int _frequency) {
|
|
|
|
// If DAC_div exceeds 2^16 (65,536), the registers wrap around, and the State Machine clock will be incorrect.
|
|
|
|
// A slow version of the DAC State Machine is used for frequencies below 17Hz, allowing the value of DAC_div to
|
|
|
|
// be kept within range.
|
|
|
|
float DAC_freq = _frequency * BitMapSize; // Target frequency...
|
|
|
|
float DAC_div = 2 * (float)clock_get_hz(clk_sys) / DAC_freq; // ...calculate the PIO clock divider required for the given Target frequency
|
|
|
|
float Fout = 2 * (float)clock_get_hz(clk_sys) / (BitMapSize * DAC_div); // Actual output frequency
|
|
|
|
if (_frequency >= 34) { // Fast DAC ( Frequency range from 34Hz to 999Khz )
|
|
|
|
pio_sm_set_clkdiv(pio, StateMachine[Fast], DAC_div); // Set the State Machine clock speed
|
|
|
|
pio_sm_set_enabled(pio, StateMachine[Fast], true); // Fast State Machine active
|
|
|
|
pio_sm_set_enabled(pio, StateMachine[Slow], false); // Slow State Machine inactive
|
|
|
|
} else { // Slow DAC ( 1Hz=>16Hz )
|
|
|
|
DAC_div = DAC_div / 64; // Adjust DAC_div to keep within useable range
|
|
|
|
DAC_freq = DAC_freq * 64;
|
|
|
|
pio_sm_set_clkdiv(pio, StateMachine[Slow], DAC_div); // Set the State Machine clock speed
|
|
|
|
pio_sm_set_enabled(pio, StateMachine[Fast], false); // Fast State Machine inactive
|
|
|
|
pio_sm_set_enabled(pio, StateMachine[Slow], true); // Slow State Machine active
|
|
|
|
}
|
|
|
|
}
|
|
|
|
void DataCalc () {
|
|
|
|
// int i,h_index, v_offset = BitMapSize/2 - 1; // Shift sine waves up above X axis
|
|
|
|
int i,j, v_offset = 256/2 - 1; // Shift sine waves up above X axis
|
|
|
|
int _phase;
|
|
|
|
const float _2Pi = 6.283; // 2*Pi
|
|
|
|
float a,b,x1,x2,g1,g2;
|
|
|
|
|
|
|
|
// Scale the phase shift to match data size...
|
|
|
|
_phase = Phase * BitMapSize / 360 ; // Input range: 0 -> 360 (degrees)
|
|
|
|
// Output range: 0 -> 255 (bytes)
|
|
|
|
switch (Funct) {
|
|
|
|
case _Sine_:
|
|
|
|
DutyC = DutyC % 10; // Sine value cycles after 7
|
|
|
|
for (i=0; i<BitMapSize; i++) {
|
|
|
|
// Add the phase offset and wrap data beyond buffer end back to the buffer start...
|
|
|
|
j = ( i + _phase ) % BitMapSize; // Horizontal index
|
|
|
|
a = v_offset * sin((float)_2Pi*i / (float)BitMapSize); // Fundamental frequency...
|
|
|
|
if (DutyC >= 1) { a += v_offset/3 * sin((float)_2Pi*3*i / (float)BitMapSize); } // Add 3rd harmonic
|
|
|
|
if (DutyC >= 2) { a += v_offset/5 * sin((float)_2Pi*5*i / (float)BitMapSize); } // Add 5th harmonic
|
|
|
|
if (DutyC >= 3) { a += v_offset/7 * sin((float)_2Pi*7*i / (float)BitMapSize); } // Add 7th harmonic
|
|
|
|
if (DutyC >= 4) { a += v_offset/9 * sin((float)_2Pi*9*i / (float)BitMapSize); } // Add 9th harmonic
|
|
|
|
if (DutyC >= 5) { a += v_offset/11 * sin((float)_2Pi*11*i / (float)BitMapSize); } // Add 11th harmonic
|
|
|
|
if (DutyC >= 6) { a += v_offset/13 * sin((float)_2Pi*13*i / (float)BitMapSize); } // Add 13th harmonic
|
|
|
|
if (DutyC >= 7) { a += v_offset/15 * sin((float)_2Pi*15*i / (float)BitMapSize); } // Add 15th harmonic
|
|
|
|
if (DutyC >= 8) { a += v_offset/17 * sin((float)_2Pi*17*i / (float)BitMapSize); } // Add 17th harmonic
|
|
|
|
if (DutyC >= 9) { a += v_offset/19 * sin((float)_2Pi*19*i / (float)BitMapSize); } // Add 19th harmonic
|
|
|
|
DAC_data[j] = (int)(a)+v_offset; // Sum all harmonics and add vertical offset
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case _Square_:
|
|
|
|
b = DutyC * BitMapSize / 100; // Convert % to value
|
|
|
|
for (i=0; i<BitMapSize; i++) {
|
|
|
|
if (b <= i) { DAC_data[i] = 0; } // First section low
|
|
|
|
else { DAC_data[i] = 255; } // Second section high
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
case _Triangle_:
|
|
|
|
x1 = (DutyC * BitMapSize / 100) -1; // Number of data points to peak
|
|
|
|
x2 = BitMapSize - x1; // Number of data points after peak
|
|
|
|
g1 = (BitMapSize - 1) / x1; // Rising gradient (Max val = BitMapSize -1)
|
|
|
|
g2 = (BitMapSize - 1) / x2; // Falling gradient (Max val = BitMapSize -1)
|
|
|
|
for (i=0; i<BitMapSize; i++) {
|
|
|
|
if (i <= x1) { DAC_data[i] = i * g1; } // Rising section of waveform...
|
|
|
|
if (i > x1) { DAC_data[i] = (BitMapSize - 1) - ((i - x1) * g2); } // Falling section of waveform
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
// Getter functions...
|
|
|
|
int Get_Resource (int _index) {
|
|
|
|
int result;
|
|
|
|
switch (_index) {
|
|
|
|
case _GPIO_: result = GPIO; break;
|
|
|
|
case _PIO_: result = _pioNum; break;
|
|
|
|
case _BM_start_: result = (int)&DAC_data[0]; break;
|
|
|
|
case _SM_fast_: result = SM_fast; break;
|
|
|
|
case _SM_slow_: result = SM_slow; break;
|
|
|
|
case _SM_code_fast_ : result = SM_code_fast; break;
|
|
|
|
case _SM_code_slow_ : result = SM_code_slow; break;
|
|
|
|
case _DMA_ctrl_fast_: result = ctrl_chan_fast; break;
|
|
|
|
case _DMA_ctrl_slow_: result = ctrl_chan_slow; break;
|
|
|
|
case _DMA_data_fast_: result = data_chan_fast; break;
|
|
|
|
case _DMA_data_slow_: result = data_chan_slow; break;
|
|
|
|
case _Funct_: result = Funct; break;
|
|
|
|
case _Phase_: result = Phase; break;
|
|
|
|
case _Freq_: result = Freq; break;
|
|
|
|
case _Range_: result = Range; break;
|
|
|
|
case _DutyC_: result = DutyC; break;
|
|
|
|
}
|
|
|
|
return (result);
|
|
|
|
}
|
2022-04-20 12:32:41 +00:00
|
|
|
|
2022-06-07 18:53:53 +00:00
|
|
|
public:
|
|
|
|
// Constructor
|
2023-04-01 17:42:17 +00:00
|
|
|
// Parameters...
|
|
|
|
// _pio = the required PIO channel
|
|
|
|
// _GPIO = the port connecting to the MSB of the R-2-R resistor network.
|
2022-06-07 18:53:53 +00:00
|
|
|
// The PIO clock dividers are 16-bit integer, 8-bit fractional, with first-order delta-sigma for the fractional divider.
|
|
|
|
// The clock divisor can vary between 1 and 65536, in increments of 1/256.
|
|
|
|
// If DAC_div exceeds 2^16 (65,536), the registers wrap around, and the State Machine clock will be incorrect.
|
|
|
|
// A slow version of the DAC State Machine is used for frequencies below 17Hz, allowing the value of DAC_div to
|
2023-03-27 15:58:28 +00:00
|
|
|
// be kept within range.
|
2023-04-01 17:42:17 +00:00
|
|
|
void NewDMAtoDAC_channel(PIO _pio, uint _GPIO) {
|
|
|
|
pio = _pio, GPIO = _GPIO; // copy parameters to class vars
|
2023-03-27 15:58:28 +00:00
|
|
|
_pioNum = pio_get_index(_pio);
|
2023-04-01 17:42:17 +00:00
|
|
|
StateMachine[Fast] = Single_DMA_FIFO_SM_GPIO_DAC(_pio,Fast,_GPIO); // Create the Fast DAC channel (frequencies: 17Hz to 999KHz)
|
|
|
|
StateMachine[Slow] = Single_DMA_FIFO_SM_GPIO_DAC(_pio,Slow,_GPIO); // Create the Slow DAC channel (frequencies: 0Hz to 16Hz)
|
2023-03-27 15:58:28 +00:00
|
|
|
};
|
2022-06-07 18:53:53 +00:00
|
|
|
|
|
|
|
public:
|
2023-03-27 15:58:28 +00:00
|
|
|
int Single_DMA_FIFO_SM_GPIO_DAC(PIO _pio, int _speed, uint _startpin) {
|
2022-06-07 18:53:53 +00:00
|
|
|
// Create a DMA channel and its associated State Machine.
|
|
|
|
// DMA => FIFO => State Machine => GPIO pins => DAC
|
|
|
|
uint _pioNum = pio_get_index(_pio); // Get user friendly index number.
|
|
|
|
int _offset;
|
2023-03-27 15:58:28 +00:00
|
|
|
uint _StateMachine = pio_claim_unused_sm(_pio, true); // Find a free state machine on the specified PIO - error if there are none.
|
|
|
|
uint ctrl_chan = dma_claim_unused_channel(true); // Find 2 x free DMA channels for the DAC (12 available)
|
|
|
|
uint data_chan = dma_claim_unused_channel(true);
|
2022-06-07 18:53:53 +00:00
|
|
|
|
|
|
|
if (_speed == 1) {
|
|
|
|
// Configure the state machine to run the FastDAC program...
|
2023-03-27 15:58:28 +00:00
|
|
|
SM_fast = _StateMachine;
|
|
|
|
_offset = pio_add_program(_pio, &pio_FastDAC_program);
|
|
|
|
SM_code_fast = _offset;
|
|
|
|
pio_FastDAC_program_init(_pio, _StateMachine, _offset, _startpin);
|
|
|
|
ctrl_chan_fast = ctrl_chan ; // Make details available to getter functions
|
|
|
|
data_chan_fast = data_chan ;
|
2022-06-07 18:53:53 +00:00
|
|
|
} else {
|
|
|
|
// Configure the state machine to run the SlowDAC program...
|
2023-03-27 15:58:28 +00:00
|
|
|
SM_slow = _StateMachine;
|
2022-06-07 18:53:53 +00:00
|
|
|
_offset = pio_add_program(_pio, &pio_SlowDAC_program); // Use helper function included in the .pio file.
|
2023-03-27 15:58:28 +00:00
|
|
|
SM_code_slow = _offset;
|
|
|
|
pio_SlowDAC_program_init(_pio, _StateMachine, _offset, _startpin);
|
|
|
|
ctrl_chan_slow = ctrl_chan ; // Make details available to getter functions
|
|
|
|
data_chan_slow = data_chan ;
|
2022-06-07 18:53:53 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Setup the DAC control channel...
|
|
|
|
// The control channel transfers two words into the data channel's control registers, then halts. The write address wraps on a two-word
|
|
|
|
// (eight-byte) boundary, so that the control channel writes the same two registers when it is next triggered.
|
|
|
|
dma_channel_config fc = dma_channel_get_default_config(ctrl_chan); // default configs
|
|
|
|
channel_config_set_transfer_data_size(&fc, DMA_SIZE_32); // 32-bit txfers
|
|
|
|
channel_config_set_read_increment(&fc, false); // no read incrementing
|
|
|
|
channel_config_set_write_increment(&fc, false); // no write incrementing
|
|
|
|
dma_channel_configure(
|
|
|
|
ctrl_chan,
|
|
|
|
&fc,
|
|
|
|
&dma_hw->ch[data_chan].al1_transfer_count_trig, // txfer to transfer count trigger
|
|
|
|
&transfer_count,
|
|
|
|
1,
|
|
|
|
false
|
|
|
|
);
|
|
|
|
// Setup the DAC data channel...
|
|
|
|
// 32 bit transfers. Read address increments after each transfer.
|
|
|
|
fc = dma_channel_get_default_config(data_chan);
|
|
|
|
channel_config_set_transfer_data_size(&fc, DMA_SIZE_32); // 32-bit txfers
|
2022-06-20 19:13:48 +00:00
|
|
|
channel_config_set_read_increment(&fc, true); // increment the read adddress
|
|
|
|
channel_config_set_write_increment(&fc, false); // don't increment write address
|
2023-03-27 15:58:28 +00:00
|
|
|
channel_config_set_dreq(&fc, pio_get_dreq(_pio, _StateMachine, true)); // Transfer when PIO SM TX FIFO has space
|
2022-06-07 18:53:53 +00:00
|
|
|
channel_config_set_chain_to(&fc, ctrl_chan); // chain to the controller DMA channel
|
2022-06-20 19:13:48 +00:00
|
|
|
channel_config_set_ring(&fc, false, 9); // 8 bit DAC 1<<9 byte boundary on read ptr. This is why we needed alignment!
|
2022-06-07 18:53:53 +00:00
|
|
|
dma_channel_configure(
|
|
|
|
data_chan, // Channel to be configured
|
|
|
|
&fc, // The configuration we just created
|
2023-03-27 15:58:28 +00:00
|
|
|
&_pio->txf[_StateMachine], // Write to FIFO
|
2023-04-01 17:42:17 +00:00
|
|
|
DAC_data, // The initial read address (AT NATURAL ALIGNMENT POINT)
|
2022-06-20 19:13:48 +00:00
|
|
|
BitMapSize, // Number of transfers; in this case each is 2 byte.
|
2023-03-27 15:58:28 +00:00
|
|
|
false // Don't start immediately. All 4 control channels need to start simultaneously
|
|
|
|
// to ensure the correct phase shift is applied.
|
2022-06-07 18:53:53 +00:00
|
|
|
);
|
2023-04-01 17:42:17 +00:00
|
|
|
// Note: All DMA channels are left running permanently. The active channel is selected by enabling/disabling the associated State Machine.
|
2023-03-27 15:58:28 +00:00
|
|
|
DAC_channel_mask += (1u << ctrl_chan) ; // Save details of DMA control channel to global variable
|
2022-06-07 18:53:53 +00:00
|
|
|
|
|
|
|
return(_StateMachine);
|
2022-08-17 13:22:46 +00:00
|
|
|
}
|
2022-06-07 18:53:53 +00:00
|
|
|
};
|
2023-03-27 15:58:28 +00:00
|
|
|
|
|
|
|
class blink_forever { // Class to initialise a state machine to blink a GPIO pin
|
|
|
|
PIO pio ; // Class wide variables to share value with setter function
|
2023-04-01 17:42:17 +00:00
|
|
|
uint pioNum, StateMachine, Freq, _offset ;
|
2023-03-27 15:58:28 +00:00
|
|
|
public:
|
2023-04-01 17:42:17 +00:00
|
|
|
blink_forever(PIO _pio) {
|
2023-03-27 15:58:28 +00:00
|
|
|
pio = _pio; // transfer parameter to class wide var
|
2023-04-01 17:42:17 +00:00
|
|
|
pioNum = pio_get_index(_pio);
|
2023-03-27 15:58:28 +00:00
|
|
|
StateMachine = pio_claim_unused_sm(_pio, true); // Find a free state machine on the specified PIO - error if there are none.
|
|
|
|
_offset = pio_add_program(_pio, &pio_blink_program);
|
|
|
|
blink_program_init(_pio, StateMachine, _offset, LED );
|
|
|
|
pio_sm_set_enabled(_pio, StateMachine, true);
|
|
|
|
}
|
2022-04-13 16:49:54 +00:00
|
|
|
|
2023-04-01 17:42:17 +00:00
|
|
|
// Setter function...
|
2023-03-27 15:58:28 +00:00
|
|
|
void Set_Frequency(int _frequency){
|
2023-04-01 17:42:17 +00:00
|
|
|
Freq = _frequency; // Copy parm to class var
|
2023-03-27 15:58:28 +00:00
|
|
|
// Frequency scaled by 2000 as blink.pio requires this number of cycles to complete...
|
|
|
|
float DAC_div = (float)clock_get_hz(clk_sys) /((float)_frequency*2000);
|
|
|
|
pio_sm_set_clkdiv(pio, StateMachine, DAC_div); // Set the State Machine clock speed
|
2022-05-03 18:34:04 +00:00
|
|
|
}
|
|
|
|
|
2023-04-01 17:42:17 +00:00
|
|
|
// Getter function...
|
|
|
|
int Get_Resource (int _index) {
|
|
|
|
int result;
|
|
|
|
switch (_index) {
|
|
|
|
case _GPIO_: result = LED; break;
|
|
|
|
case _SM_: result = StateMachine; break;
|
|
|
|
case _PIO_: result = pioNum; break;
|
|
|
|
case _Freq_: result = Freq; break;
|
|
|
|
}
|
|
|
|
return (result);
|
2022-05-16 18:51:47 +00:00
|
|
|
}
|
2023-04-01 17:42:17 +00:00
|
|
|
|
|
|
|
|
|
|
|
};
|
2023-03-27 15:58:28 +00:00
|
|
|
|
|
|
|
void ChanInfo ( DACchannel DACchannel[], int _chanNum) {
|
|
|
|
// Print current channel parameters to the console...
|
|
|
|
char Chan, WaveStr[9], MultStr[4];
|
|
|
|
int value = DACchannel[_chanNum].Get_Resource(_Funct_);
|
2023-04-01 17:42:17 +00:00
|
|
|
|
|
|
|
int test = DACchannel[_chanNum].Get_Resource(_Phase_);
|
|
|
|
|
2023-03-27 15:58:28 +00:00
|
|
|
switch ( value ) {
|
|
|
|
case _Sine_: strcpy(WaveStr, "Sine"); break;
|
|
|
|
case _Triangle_: strcpy(WaveStr, "Triangle"); break;
|
|
|
|
case _Square_: strcpy(WaveStr,"Square");
|
|
|
|
}
|
|
|
|
_chanNum == 0 ? Chan = 'A' : Chan = 'B';
|
|
|
|
DACchannel[_chanNum].Get_Resource(_Range_) == 1 ? strcpy(MultStr,"Hz ") : strcpy(MultStr,"KHz");
|
|
|
|
printf("\tChannel %c: Freq:%03d%s Phase:%03d Wave:%s\n", Chan, DACchannel[_chanNum].Get_Resource(_Freq_),
|
|
|
|
MultStr, DACchannel[_chanNum].Get_Resource(_Phase_), WaveStr);
|
|
|
|
}
|
2022-05-16 18:51:47 +00:00
|
|
|
|
2023-04-01 17:42:17 +00:00
|
|
|
void SysInfo ( DACchannel DACchannel[], blink_forever LED_blinky) {
|
2023-03-27 15:58:28 +00:00
|
|
|
// Print system and resource allocation details...
|
|
|
|
int a,b,c,d ;
|
2023-04-01 17:42:17 +00:00
|
|
|
a = LED_blinky.Get_Resource(_PIO_);
|
|
|
|
b = LED_blinky.Get_Resource(_SM_);
|
|
|
|
c = LED_blinky.Get_Resource(_GPIO_);
|
|
|
|
d = LED_blinky.Get_Resource(_Freq_);
|
2023-03-27 15:58:28 +00:00
|
|
|
printf("\n|-----------------------------------------------------------|\n");
|
|
|
|
printf("| Waveform Generator Ver: 0.0.1 Date: 21/03/2013 |\n");
|
|
|
|
printf("|-----------------------------|-----------------------------|\n");
|
2023-04-01 17:42:17 +00:00
|
|
|
printf("| LED blinker | |\n");
|
|
|
|
printf("|-----------------------------| |\n");
|
|
|
|
printf("| PIO: %2d | Key: |\n",a);
|
|
|
|
printf("| SM: %2d | SM = State machine |\n",b);
|
|
|
|
printf("| GPIO: %2d | BM = Bitmap |\n",c);
|
|
|
|
printf("| Frequency: %2dHz | |\n",d);
|
|
|
|
printf("|-----------------------------|-----------------------------|\n");
|
|
|
|
printf("| DAC channel A | DAC channel B |\n");
|
2023-03-27 15:58:28 +00:00
|
|
|
printf("|-----------------------------|-----------------------------|\n");
|
|
|
|
a = DACchannel[_A].Get_Resource(_PIO_);
|
|
|
|
b = DACchannel[_B].Get_Resource(_PIO_);
|
|
|
|
printf("| PIO: %d | PIO: %d |\n",a,b);
|
|
|
|
a = DACchannel[_A].Get_Resource(_GPIO_);
|
|
|
|
b = DACchannel[_B].Get_Resource(_GPIO_);
|
|
|
|
printf("| GPIO: %d-%d | GPIO: %d-%d |\n",a,a+7,b,b+7);
|
|
|
|
printf("| BM size: %8d | BM size: %8d |\n", BitMapSize, BitMapSize);
|
2023-04-01 17:42:17 +00:00
|
|
|
a = DACchannel[_A].Get_Resource(_BM_start_);
|
|
|
|
b = DACchannel[_B].Get_Resource(_BM_start_);
|
|
|
|
printf("| BM start: %x | BM start: %x |\n",a,b);
|
2023-03-27 15:58:28 +00:00
|
|
|
printf("|--------------|--------------|--------------|--------------|\n");
|
|
|
|
printf("| Fast DAC | Slow DAC | Fast DAC | Slow DAC |\n");
|
|
|
|
printf("|--------------|--------------|--------------|--------------|\n");
|
|
|
|
a = DACchannel[_A].Get_Resource(_SM_fast_);
|
|
|
|
b = DACchannel[_A].Get_Resource(_SM_slow_);
|
|
|
|
c = DACchannel[_B].Get_Resource(_SM_fast_);
|
|
|
|
d = DACchannel[_B].Get_Resource(_SM_slow_);
|
|
|
|
printf("| SM: %d | SM: %d | SM: %d | SM: %d |\n",a,b,c,d);
|
|
|
|
a = DACchannel[_A].Get_Resource(_SM_code_fast_);
|
|
|
|
b = DACchannel[_A].Get_Resource(_SM_code_slow_);
|
|
|
|
c = DACchannel[_B].Get_Resource(_SM_code_fast_);
|
|
|
|
d = DACchannel[_B].Get_Resource(_SM_code_slow_);
|
|
|
|
printf("| SM code: %2d | SM code: %2d | SM code: %2d | SM code: %2d |\n",a,b,c,d);
|
2023-04-01 17:42:17 +00:00
|
|
|
a = DACchannel[_A].Get_Resource(_DMA_ctrl_fast_);
|
2023-03-27 15:58:28 +00:00
|
|
|
b = DACchannel[_A].Get_Resource(_DMA_ctrl_slow_);
|
|
|
|
c = DACchannel[_B].Get_Resource(_DMA_ctrl_fast_);
|
|
|
|
d = DACchannel[_B].Get_Resource(_DMA_ctrl_slow_);
|
|
|
|
printf("| DMA ctrl: %2d | DMA ctrl: %2d | DMA ctrl: %2d | DMA ctrl: %2d |\n",a,b,c,d);
|
2023-04-01 17:42:17 +00:00
|
|
|
a = DACchannel[_A].Get_Resource(_DMA_data_fast_);
|
2023-03-27 15:58:28 +00:00
|
|
|
b = DACchannel[_A].Get_Resource(_DMA_data_slow_);
|
|
|
|
c = DACchannel[_B].Get_Resource(_DMA_data_fast_);
|
|
|
|
d = DACchannel[_B].Get_Resource(_DMA_data_slow_);
|
|
|
|
printf("| DMA data: %2d | DMA data: %2d | DMA data: %2d | DMA data: %2d |\n",a,b,c,d);
|
|
|
|
printf("|--------------|--------------|--------------|--------------|\n");
|
2022-05-16 18:51:47 +00:00
|
|
|
}
|
|
|
|
|
2022-05-28 12:58:58 +00:00
|
|
|
static inline void cs_select() {
|
|
|
|
asm volatile("nop \n nop \n nop");
|
2023-03-27 15:58:28 +00:00
|
|
|
gpio_put(Nixie_CS, 0); // Active low
|
2022-05-28 12:58:58 +00:00
|
|
|
asm volatile("nop \n nop \n nop");
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void cs_deselect() {
|
|
|
|
asm volatile("nop \n nop \n nop");
|
2023-03-27 15:58:28 +00:00
|
|
|
gpio_put(Nixie_CS, 1);
|
2022-05-28 12:58:58 +00:00
|
|
|
asm volatile("nop \n nop \n nop");
|
|
|
|
}
|
|
|
|
|
2023-03-27 15:58:28 +00:00
|
|
|
static void SPI_Nixie_Write(int _data) {
|
2022-05-28 12:58:58 +00:00
|
|
|
uint8_t buff[2];
|
2023-03-27 15:58:28 +00:00
|
|
|
buff[0] = _data / 256; // MSB data
|
|
|
|
buff[1] = _data % 256; // LSB data
|
2022-05-28 12:58:58 +00:00
|
|
|
cs_select();
|
|
|
|
spi_write_blocking(SPI_PORT, buff, 2);
|
|
|
|
cs_deselect();
|
|
|
|
}
|
|
|
|
|
2023-03-27 15:58:28 +00:00
|
|
|
static char * getLine(bool fullDuplex = false, char lineBreak = '\n') {
|
|
|
|
/*
|
|
|
|
* read a line of any length from stdio (grows)
|
|
|
|
*
|
|
|
|
* @param fullDuplex input will echo on entry (terminal mode) when false
|
|
|
|
* @param linebreak defaults to "\n", but "\r" may be needed for terminals
|
|
|
|
* @return entered line on heap - don't forget calling free() to get memory back
|
|
|
|
*/
|
|
|
|
// th line buffer
|
|
|
|
// will allocated by pico_malloc module if <cstdlib> gets included
|
|
|
|
char * pStart = (char*)malloc(startLineLength);
|
|
|
|
char * pPos = pStart; // next character position
|
|
|
|
size_t maxLen = startLineLength; // current max buffer size
|
|
|
|
size_t len = maxLen; // current max length
|
|
|
|
int c;
|
|
|
|
|
|
|
|
if(!pStart) {
|
|
|
|
return NULL; // out of memory or dysfunctional heap
|
2022-08-17 13:22:46 +00:00
|
|
|
}
|
|
|
|
|
2023-03-27 15:58:28 +00:00
|
|
|
while(1) {
|
|
|
|
c = getchar(); // expect next character entry
|
|
|
|
if(c == eof || c == lineBreak) {
|
|
|
|
break; // non blocking exit
|
2022-08-17 13:22:46 +00:00
|
|
|
}
|
2023-03-27 15:58:28 +00:00
|
|
|
if (fullDuplex) {
|
|
|
|
putchar(c); // echo for fullDuplex terminals
|
2022-08-17 13:22:46 +00:00
|
|
|
}
|
2023-03-27 15:58:28 +00:00
|
|
|
if(--len == 0) { // allow larger buffer
|
|
|
|
len = maxLen;
|
|
|
|
// double the current line buffer size
|
|
|
|
char *pNew = (char*)realloc(pStart, maxLen *= 2);
|
|
|
|
if(!pNew) {
|
|
|
|
free(pStart);
|
|
|
|
return NULL; // out of memory abort
|
|
|
|
}
|
|
|
|
// fix pointer for new buffer
|
|
|
|
pPos = pNew + (pPos - pStart);
|
|
|
|
pStart = pNew;
|
2022-08-17 13:22:46 +00:00
|
|
|
}
|
2023-03-27 15:58:28 +00:00
|
|
|
// stop reading if lineBreak character entered
|
|
|
|
if((*pPos++ = c) == lineBreak) {
|
|
|
|
break;
|
2022-07-06 14:21:43 +00:00
|
|
|
}
|
|
|
|
}
|
2023-03-27 15:58:28 +00:00
|
|
|
*pPos = '\0'; // set string end mark
|
|
|
|
return pStart;
|
2022-07-06 14:21:43 +00:00
|
|
|
}
|
|
|
|
|
2022-04-13 16:49:54 +00:00
|
|
|
int main() {
|
2023-03-27 15:58:28 +00:00
|
|
|
stdio_init_all();
|
2022-07-06 14:21:43 +00:00
|
|
|
|
2023-03-27 15:58:28 +00:00
|
|
|
// Set SPI0 at 0.5MHz.
|
|
|
|
spi_init(SPI_PORT, 500 * 1000);
|
|
|
|
gpio_set_function(PIN_CLK, GPIO_FUNC_SPI);
|
|
|
|
gpio_set_function(PIN_TX, GPIO_FUNC_SPI);
|
2022-04-20 12:32:41 +00:00
|
|
|
|
2023-03-27 15:58:28 +00:00
|
|
|
// Chip select is active-low, so initialise to a driven-high state...
|
|
|
|
gpio_init(Nixie_CS);
|
|
|
|
gpio_set_dir(Nixie_CS, GPIO_OUT);
|
|
|
|
gpio_put(Nixie_CS, 1);
|
2022-07-06 14:21:43 +00:00
|
|
|
|
2023-03-27 15:58:28 +00:00
|
|
|
// Initialise remaining SPI connections...
|
|
|
|
gpio_set_dir(PIN_CLK, GPIO_OUT);
|
|
|
|
gpio_set_dir(PIN_TX, GPIO_OUT);
|
|
|
|
|
|
|
|
DACchannel DACchannel[2]; // Array to hold the two DAC channel objects
|
|
|
|
|
|
|
|
// Set up the objects controlling the various State Machines...
|
|
|
|
// Note: I may need to move both DMA to DAC channels onto the same PIO to acheive accurate phase sync. But for now,
|
|
|
|
// I have just distributed the load across the two PIO's
|
2023-04-01 17:42:17 +00:00
|
|
|
DACchannel[_A].NewDMAtoDAC_channel(pio1,0); // First DAC channel object in array - resistor network connected to GPIO0->7
|
|
|
|
DACchannel[_B].NewDMAtoDAC_channel(pio1,8); // Second DAC channel object in array - resistor network connected to GPIO8->15
|
|
|
|
blink_forever LED_blinky(pio0); // Onboard LED blinky object
|
2023-03-27 15:58:28 +00:00
|
|
|
|
|
|
|
// Set LED to rapid flash indicates waiting for USB connection...
|
2023-04-01 17:42:17 +00:00
|
|
|
LED_blinky.Set_Frequency(1); // 1Hz
|
2023-03-27 15:58:28 +00:00
|
|
|
|
|
|
|
// Wait for USB connection...
|
|
|
|
while (!stdio_usb_connected()) { sleep_ms(100); }
|
|
|
|
|
|
|
|
// USB connection established, set LED to regular flash...
|
2023-04-01 17:42:17 +00:00
|
|
|
LED_blinky.Set_Frequency(10); // 10Hz
|
2023-03-27 15:58:28 +00:00
|
|
|
|
2023-04-01 17:42:17 +00:00
|
|
|
SysInfo(DACchannel, LED_blinky); // Show configuration (optional)
|
|
|
|
// printf(HelpText); // Show instructions (optional)
|
2023-03-27 15:58:28 +00:00
|
|
|
|
|
|
|
// Set default run time settings...
|
2023-04-01 17:42:17 +00:00
|
|
|
DACchannel[_A].SetFreq(100), DACchannel[_B].SetFreq(100) ; // 100
|
|
|
|
DACchannel[_A].SetRange(1), DACchannel[_B].SetRange(1) ; // Hz
|
|
|
|
DACchannel[_A].SetPhase(0), DACchannel[_B].SetPhase(180) ; // 180 phase diff
|
|
|
|
DACchannel[_A].SetFunct(_Sine_), DACchannel[_B].SetFunct(_Sine_) ; // Sine wave, no harmonics
|
|
|
|
DACchannel[_A].SetDutyC(50), DACchannel[_B].SetDutyC(50); // 50% Duty cycle
|
|
|
|
DACchannel[_A].DataCalc(), DACchannel[_B].DataCalc(); // Generate the two data sets
|
2023-03-27 15:58:28 +00:00
|
|
|
|
2023-04-01 17:42:17 +00:00
|
|
|
SPI_Nixie_Write(DACchannel[_A].Get_Resource(_Freq_)); // Frequency => Nixie display
|
2023-03-27 15:58:28 +00:00
|
|
|
|
2023-04-01 17:42:17 +00:00
|
|
|
// Starting all 4 DMA channels simultaneously ensures phase sync across all State Machines...
|
2023-03-27 15:58:28 +00:00
|
|
|
dma_start_channel_mask(DAC_channel_mask);
|
|
|
|
|
|
|
|
while(1) {
|
|
|
|
char *inString = getLine(true, '\r') ;
|
|
|
|
tmp = strlen(inString) ;
|
|
|
|
int SelectedChan ;
|
|
|
|
|
|
|
|
if ((tmp<=0) or (tmp>5)) {
|
|
|
|
printf(" Syntax error\n");
|
|
|
|
} else {
|
|
|
|
if ( inString[0] == '?' ) { printf(HelpText); } // Help text
|
|
|
|
else if ( inString[0] == 'S' ) { ChanInfo(DACchannel, _A); // Status info
|
2023-04-01 17:42:17 +00:00
|
|
|
ChanInfo(DACchannel, _B); }
|
|
|
|
else if ( inString[0] == 'I' ) { SysInfo(DACchannel, LED_blinky); }
|
2023-03-27 15:58:28 +00:00
|
|
|
else {
|
|
|
|
// Select DAC channel A or B...
|
|
|
|
inString[0] == 'A' ? SelectedChan = 0 : SelectedChan = 1;
|
|
|
|
// Find numeric value, based on number of parameters passed. This ensures leading zeros are be ignored...
|
2023-04-01 17:42:17 +00:00
|
|
|
if ( tmp == 3 ) { Value = inString[2] - '0'; } // 1 digit
|
|
|
|
if ( tmp == 4 ) { Value = ((inString[2]-'0') * 10) + (inString[3]-'0'); } // 2 digits
|
|
|
|
if ( tmp == 5 ) { Value = ((inString[2]-'0') * 100) + ((inString[3]-'0') * 10) + (inString[4]-'0'); } // 3 digits
|
2023-03-27 15:58:28 +00:00
|
|
|
|
|
|
|
switch ( inString[1] ) {
|
|
|
|
case 's': // Sine wave
|
|
|
|
DACchannel[SelectedChan].SetFunct(_Sine_);
|
|
|
|
DACchannel[SelectedChan].SetDutyC(Value);
|
2023-04-01 17:42:17 +00:00
|
|
|
DACchannel[SelectedChan].DataCalc();
|
2023-03-27 15:58:28 +00:00
|
|
|
break;
|
|
|
|
case 't': // Triangle wave
|
|
|
|
if ( Value > 100 ) { Value = 100; } // Hard limit @ 100%
|
|
|
|
DACchannel[SelectedChan].SetFunct(_Triangle_);
|
|
|
|
DACchannel[SelectedChan].SetDutyC(Value);
|
2023-04-01 17:42:17 +00:00
|
|
|
DACchannel[SelectedChan].DataCalc();
|
2023-03-27 15:58:28 +00:00
|
|
|
break;
|
|
|
|
case 'q':
|
|
|
|
if ( Value > 100 ) { Value = 100; } // Hard limit @ 100%
|
|
|
|
DACchannel[SelectedChan].SetFunct(_Square_);
|
|
|
|
DACchannel[SelectedChan].SetDutyC(Value);
|
2023-04-01 17:42:17 +00:00
|
|
|
DACchannel[SelectedChan].DataCalc();
|
|
|
|
break;
|
2023-03-27 15:58:28 +00:00
|
|
|
case 'h': // Set Hz
|
|
|
|
DACchannel[SelectedChan].SetRange(1);
|
|
|
|
break;
|
|
|
|
case 'k': // Set KHz
|
|
|
|
DACchannel[SelectedChan].SetRange(1000);
|
|
|
|
break;
|
|
|
|
case 'f':
|
|
|
|
// Stop the DMA data transfer...
|
|
|
|
hw_clear_bits(&dma_hw->ch[1].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_clear_bits(&dma_hw->ch[3].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_clear_bits(&dma_hw->ch[5].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_clear_bits(&dma_hw->ch[7].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
|
|
|
|
DACchannel[SelectedChan].SetFreq(Value);
|
|
|
|
|
2023-04-01 17:42:17 +00:00
|
|
|
// Restart the DMA data channels...
|
2023-03-27 15:58:28 +00:00
|
|
|
hw_set_bits(&dma_hw->ch[1].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_set_bits(&dma_hw->ch[3].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_set_bits(&dma_hw->ch[5].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_set_bits(&dma_hw->ch[7].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
|
|
|
|
// Would be much tighter if I could...
|
|
|
|
// Start all 4 DMA channels simultaneously - this ensures phase sync across all State Machines...
|
|
|
|
// dma_start_channel_mask(DAC_channel_mask);
|
|
|
|
break;
|
2023-04-01 17:42:17 +00:00
|
|
|
|
2023-03-27 15:58:28 +00:00
|
|
|
case 'p':
|
2023-04-01 17:42:17 +00:00
|
|
|
// Stop the DMA data transfer...
|
2023-03-27 15:58:28 +00:00
|
|
|
hw_clear_bits(&dma_hw->ch[1].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_clear_bits(&dma_hw->ch[3].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_clear_bits(&dma_hw->ch[5].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_clear_bits(&dma_hw->ch[7].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
|
|
|
|
DACchannel[SelectedChan].SetPhase(Value);
|
2023-04-01 17:42:17 +00:00
|
|
|
DACchannel[SelectedChan].DataCalc();
|
2023-03-27 15:58:28 +00:00
|
|
|
|
2023-04-01 17:42:17 +00:00
|
|
|
// Restart the DMA data channels...
|
|
|
|
hw_set_bits(&dma_hw->ch[1].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_set_bits(&dma_hw->ch[3].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_set_bits(&dma_hw->ch[5].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
|
|
|
hw_set_bits(&dma_hw->ch[7].al1_ctrl, DMA_CH0_CTRL_TRIG_EN_BITS);
|
2023-03-27 15:58:28 +00:00
|
|
|
|
|
|
|
// Start all 4 DMA channels simultaneously - this ensures phase sync across all State Machines...
|
2023-04-01 17:42:17 +00:00
|
|
|
// dma_start_channel_mask(DAC_channel_mask);
|
2023-03-27 15:58:28 +00:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
printf("\tUnknown command\n");
|
|
|
|
}
|
|
|
|
ChanInfo(DACchannel, SelectedChan); // Update the terminal
|
2023-04-01 17:42:17 +00:00
|
|
|
SPI_Nixie_Write(Value); // Update Nixie display
|
2022-05-12 19:04:40 +00:00
|
|
|
}
|
|
|
|
}
|
2023-03-27 15:58:28 +00:00
|
|
|
free(inString); // free buffer
|
2022-04-13 16:49:54 +00:00
|
|
|
}
|
2023-03-27 15:58:28 +00:00
|
|
|
return 0;
|
2022-05-03 18:34:04 +00:00
|
|
|
}
|