kopia lustrzana https://github.com/hoglet67/RGBtoHDMI
Atom CPLD: Clock pixel pipeline every cycle
Change-Id: I2bd518340399117bdd089218e22496f536d228c5pull/11/head
rodzic
ac921f0796
commit
92e812e20d
|
|
@ -61,7 +61,7 @@ architecture Behavorial of RGBtoHDMI is
|
||||||
constant atom_clamp_end : unsigned(8 downto 0) := to_unsigned(512 - 255 + 248, 9);
|
constant atom_clamp_end : unsigned(8 downto 0) := to_unsigned(512 - 255 + 248, 9);
|
||||||
|
|
||||||
-- Sampling points
|
-- Sampling points
|
||||||
constant INIT_SAMPLING_POINTS : std_logic_vector(3 downto 0) := "1111";
|
constant INIT_SAMPLING_POINTS : std_logic_vector(3 downto 0) := "0010";
|
||||||
|
|
||||||
signal shift_R : std_logic_vector(3 downto 0);
|
signal shift_R : std_logic_vector(3 downto 0);
|
||||||
signal shift_G : std_logic_vector(3 downto 0);
|
signal shift_G : std_logic_vector(3 downto 0);
|
||||||
|
|
@ -177,27 +177,24 @@ begin
|
||||||
end if;
|
end if;
|
||||||
|
|
||||||
-- Atom pixel processing
|
-- Atom pixel processing
|
||||||
if counter(0) /= offset(0) then
|
AL1 <= AL_I;
|
||||||
AL1 <= AL_I;
|
AH1 <= AH_I;
|
||||||
AH1 <= AH_I;
|
BL1 <= BL_I;
|
||||||
BL1 <= BL_I;
|
BH1 <= BH_I;
|
||||||
BH1 <= BH_I;
|
|
||||||
|
|
||||||
AL2 <= AL1;
|
AL2 <= AL1;
|
||||||
AH2 <= AH1;
|
AH2 <= AH1;
|
||||||
BL2 <= BL1;
|
BL2 <= BL1;
|
||||||
BH2 <= BH1;
|
BH2 <= BH1;
|
||||||
|
|
||||||
AL3 <= AL2;
|
AL3 <= AL2;
|
||||||
AH3 <= AH2;
|
AH3 <= AH2;
|
||||||
BL3 <= BL2;
|
BL3 <= BL2;
|
||||||
BH3 <= BH2;
|
BH3 <= BH2;
|
||||||
|
|
||||||
L1 <= L_I;
|
L1 <= L_I;
|
||||||
L2 <= L1;
|
L2 <= L1;
|
||||||
L3 <= L2;
|
L3 <= L2;
|
||||||
|
|
||||||
end if;
|
|
||||||
|
|
||||||
if sample_C = '1' then
|
if sample_C = '1' then
|
||||||
AL <= (AL1 AND AL2) OR (AL1 AND AL3) OR (AL2 AND AL3);
|
AL <= (AL1 AND AL2) OR (AL1 AND AL3) OR (AL2 AND AL3);
|
||||||
|
|
|
||||||
|
|
@ -63,3 +63,14 @@ FB3 18/18* 30/54 69/90 8/ 9
|
||||||
FB4 18/18* 30/54 72/90 7/ 7*
|
FB4 18/18* 30/54 72/90 7/ 7*
|
||||||
----- ----- ----- -----
|
----- ----- ----- -----
|
||||||
69/72 119/216 234/360 27/34
|
69/72 119/216 234/360 27/34
|
||||||
|
|
||||||
|
7. Atom CPLD: Clock pixel pipeline every cycle
|
||||||
|
|
||||||
|
Function Mcells FB Inps Pterms IO
|
||||||
|
Block Used/Tot Used/Tot Used/Tot Used/Tot
|
||||||
|
FB1 18/18* 28/54 53/90 8/ 9
|
||||||
|
FB2 15/18 25/54 28/90 4/ 9
|
||||||
|
FB3 18/18* 30/54 69/90 8/ 9
|
||||||
|
FB4 18/18* 28/54 39/90 7/ 7*
|
||||||
|
----- ----- ----- -----
|
||||||
|
69/72 111/216 189/360 27/34
|
||||||
|
|
|
||||||
Ładowanie…
Reference in New Issue