mirror
/
MCUME
kopia lustrzana https://github.com/Jean-MarcHarvengt/MCUME
1
0
Forkuj 0
Kod Zgłoszenia Projekty Wydania Wiki Aktywność
MCUME/MCUME_teensy41/teensyuae/cpuB.c

1299 wiersze
42 KiB
C
Czysty Bezpośredni odnośnik Wina Historia

#include "shared.h"
#include "machdep/m68k.h"
#include "memory.h"
#include "custom.h"
#include "readcpu.h"
#include "newcpu.h"
#include "compiler.h"
#include "cputbl.h"
#if !defined (MEMFUNCS_DIRECT_REQUESTED) || defined (DIRECT_MEMFUNCS_SUCCESSFUL)
void REGPARAM2 CPU_OP_NAME(_b000)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s8 src = m68k_dreg(regs, srcreg);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b010)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s8 src = get_byte(srca);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b018)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s8 src = get_byte(srca);
{ m68k_areg(regs, srcreg) += areg_byteinc[srcreg];
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b020)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ m68k_areg(regs, srcreg) -= areg_byteinc[srcreg];
{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s8 src = get_byte(srca);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b028)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg) + (uae_s32)(uae_s16)nextiword();
uae_s8 src = get_byte(srca);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b030)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_areg(regs, srcreg));
{ uae_s8 src = get_byte(srca);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b038)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = (uae_s32)(uae_s16)nextiword();
uae_s8 src = get_byte(srca);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b039)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = nextilong();
uae_s8 src = get_byte(srca);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b03a)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_getpc();
srca += (uae_s32)(uae_s16)nextiword();
{ uae_s8 src = get_byte(srca);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b03b)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_getpc());
{ uae_s8 src = get_byte(srca);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b03c)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s8 src = nextibyte();
{ uae_s8 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b040)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b048)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s16 src = m68k_areg(regs, srcreg);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b050)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s16 src = get_word(srca);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b058)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s16 src = get_word(srca);
{ m68k_areg(regs, srcreg) += 2;
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b060)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ m68k_areg(regs, srcreg) -= 2;
{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s16 src = get_word(srca);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b068)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg) + (uae_s32)(uae_s16)nextiword();
uae_s16 src = get_word(srca);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b070)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_areg(regs, srcreg));
{ uae_s16 src = get_word(srca);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b078)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = (uae_s32)(uae_s16)nextiword();
uae_s16 src = get_word(srca);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b079)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = nextilong();
uae_s16 src = get_word(srca);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b07a)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_getpc();
srca += (uae_s32)(uae_s16)nextiword();
{ uae_s16 src = get_word(srca);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b07b)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_getpc());
{ uae_s16 src = get_word(srca);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b07c)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s16 src = nextiword();
{ uae_s16 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b080)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b088)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s32 src = m68k_areg(regs, srcreg);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b090)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b098)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s32 src = get_long(srca);
{ m68k_areg(regs, srcreg) += 4;
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0a0)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ m68k_areg(regs, srcreg) -= 4;
{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0a8)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg) + (uae_s32)(uae_s16)nextiword();
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0b0)(uae_u32 opcode) /* CMP */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_areg(regs, srcreg));
{ uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0b8)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = (uae_s32)(uae_s16)nextiword();
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0b9)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = nextilong();
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0ba)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_getpc();
srca += (uae_s32)(uae_s16)nextiword();
{ uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0bb)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_getpc());
{ uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0bc)(uae_u32 opcode) /* CMP */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s32 src = nextilong();
{ uae_s32 dst = m68k_dreg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0c0)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0c8)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s16 src = m68k_areg(regs, srcreg);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0d0)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s16 src = get_word(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0d8)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s16 src = get_word(srca);
{ m68k_areg(regs, srcreg) += 2;
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0e0)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ m68k_areg(regs, srcreg) -= 2;
{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s16 src = get_word(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0e8)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg) + (uae_s32)(uae_s16)nextiword();
uae_s16 src = get_word(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0f0)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_areg(regs, srcreg));
{ uae_s16 src = get_word(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0f8)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = (uae_s32)(uae_s16)nextiword();
uae_s16 src = get_word(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0f9)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = nextilong();
uae_s16 src = get_word(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0fa)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_getpc();
srca += (uae_s32)(uae_s16)nextiword();
{ uae_s16 src = get_word(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0fb)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_getpc());
{ uae_s16 src = get_word(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b0fc)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s16 src = nextiword();
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b100)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s8 src = m68k_dreg(regs, srcreg);
{ uae_s8 dst = m68k_dreg(regs, dstreg);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s8)(src)) == 0;
NFLG = ((uae_s8)(src)) < 0;
m68k_dreg(regs, dstreg) = (m68k_dreg(regs, dstreg) & ~0xff) | ((src) & 0xff);
}}}}
void REGPARAM2 CPU_OP_NAME(_b108)(uae_u32 opcode) /* CMPM */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s8 src = get_byte(srca);
{ m68k_areg(regs, srcreg) += areg_byteinc[srcreg];
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s8 dst = get_byte(dsta);
{ m68k_areg(regs, dstreg) += areg_byteinc[dstreg];
{{uae_u32 newv = ((uae_s8)(dst)) - ((uae_s8)(src));
{ int flgs = ((uae_s8)(src)) < 0;
int flgo = ((uae_s8)(dst)) < 0;
int flgn = ((uae_s8)(newv)) < 0;
ZFLG = ((uae_s8)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u8)(src)) > ((uae_u8)(dst));
NFLG = flgn != 0;
}}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b110)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s8 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s8 dst = get_byte(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s8)(src)) == 0;
NFLG = ((uae_s8)(src)) < 0;
put_byte(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b118)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s8 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s8 dst = get_byte(dsta);
{ m68k_areg(regs, dstreg) += areg_byteinc[dstreg];
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s8)(src)) == 0;
NFLG = ((uae_s8)(src)) < 0;
put_byte(dsta,src);
}}}}}
void REGPARAM2 CPU_OP_NAME(_b120)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s8 src = m68k_dreg(regs, srcreg);
{ m68k_areg(regs, dstreg) -= areg_byteinc[dstreg];
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s8 dst = get_byte(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s8)(src)) == 0;
NFLG = ((uae_s8)(src)) < 0;
put_byte(dsta,src);
}}}}}
void REGPARAM2 CPU_OP_NAME(_b128)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s8 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = m68k_areg(regs, dstreg) + (uae_s32)(uae_s16)nextiword();
uae_s8 dst = get_byte(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s8)(src)) == 0;
NFLG = ((uae_s8)(src)) < 0;
put_byte(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b130)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s8 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = get_disp_ea(m68k_areg(regs, dstreg));
{ uae_s8 dst = get_byte(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s8)(src)) == 0;
NFLG = ((uae_s8)(src)) < 0;
put_byte(dsta,src);
}}}}}
void REGPARAM2 CPU_OP_NAME(_b138)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
{{ uae_s8 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = (uae_s32)(uae_s16)nextiword();
uae_s8 dst = get_byte(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s8)(src)) == 0;
NFLG = ((uae_s8)(src)) < 0;
put_byte(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b139)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
{{ uae_s8 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = nextilong();
uae_s8 dst = get_byte(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s8)(src)) == 0;
NFLG = ((uae_s8)(src)) < 0;
put_byte(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b140)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ uae_s16 dst = m68k_dreg(regs, dstreg);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s16)(src)) == 0;
NFLG = ((uae_s16)(src)) < 0;
m68k_dreg(regs, dstreg) = (m68k_dreg(regs, dstreg) & ~0xffff) | ((src) & 0xffff);
}}}}
void REGPARAM2 CPU_OP_NAME(_b148)(uae_u32 opcode) /* CMPM */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s16 src = get_word(srca);
{ m68k_areg(regs, srcreg) += 2;
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s16 dst = get_word(dsta);
{ m68k_areg(regs, dstreg) += 2;
{{uae_u32 newv = ((uae_s16)(dst)) - ((uae_s16)(src));
{ int flgs = ((uae_s16)(src)) < 0;
int flgo = ((uae_s16)(dst)) < 0;
int flgn = ((uae_s16)(newv)) < 0;
ZFLG = ((uae_s16)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u16)(src)) > ((uae_u16)(dst));
NFLG = flgn != 0;
}}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b150)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s16 dst = get_word(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s16)(src)) == 0;
NFLG = ((uae_s16)(src)) < 0;
put_word(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b158)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s16 dst = get_word(dsta);
{ m68k_areg(regs, dstreg) += 2;
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s16)(src)) == 0;
NFLG = ((uae_s16)(src)) < 0;
put_word(dsta,src);
}}}}}
void REGPARAM2 CPU_OP_NAME(_b160)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ m68k_areg(regs, dstreg) -= 2;
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s16 dst = get_word(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s16)(src)) == 0;
NFLG = ((uae_s16)(src)) < 0;
put_word(dsta,src);
}}}}}
void REGPARAM2 CPU_OP_NAME(_b168)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = m68k_areg(regs, dstreg) + (uae_s32)(uae_s16)nextiword();
uae_s16 dst = get_word(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s16)(src)) == 0;
NFLG = ((uae_s16)(src)) < 0;
put_word(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b170)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = get_disp_ea(m68k_areg(regs, dstreg));
{ uae_s16 dst = get_word(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s16)(src)) == 0;
NFLG = ((uae_s16)(src)) < 0;
put_word(dsta,src);
}}}}}
void REGPARAM2 CPU_OP_NAME(_b178)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = (uae_s32)(uae_s16)nextiword();
uae_s16 dst = get_word(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s16)(src)) == 0;
NFLG = ((uae_s16)(src)) < 0;
put_word(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b179)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
{{ uae_s16 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = nextilong();
uae_s16 dst = get_word(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s16)(src)) == 0;
NFLG = ((uae_s16)(src)) < 0;
put_word(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b180)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ uae_s32 dst = m68k_dreg(regs, dstreg);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s32)(src)) == 0;
NFLG = ((uae_s32)(src)) < 0;
m68k_dreg(regs, dstreg) = (src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b188)(uae_u32 opcode) /* CMPM */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s32 src = get_long(srca);
{ m68k_areg(regs, srcreg) += 4;
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s32 dst = get_long(dsta);
{ m68k_areg(regs, dstreg) += 4;
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b190)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s32 dst = get_long(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s32)(src)) == 0;
NFLG = ((uae_s32)(src)) < 0;
put_long(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b198)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s32 dst = get_long(dsta);
{ m68k_areg(regs, dstreg) += 4;
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s32)(src)) == 0;
NFLG = ((uae_s32)(src)) < 0;
put_long(dsta,src);
}}}}}
void REGPARAM2 CPU_OP_NAME(_b1a0)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ m68k_areg(regs, dstreg) -= 4;
{ uaecptr dsta = m68k_areg(regs, dstreg);
uae_s32 dst = get_long(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s32)(src)) == 0;
NFLG = ((uae_s32)(src)) < 0;
put_long(dsta,src);
}}}}}
void REGPARAM2 CPU_OP_NAME(_b1a8)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = m68k_areg(regs, dstreg) + (uae_s32)(uae_s16)nextiword();
uae_s32 dst = get_long(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s32)(src)) == 0;
NFLG = ((uae_s32)(src)) < 0;
put_long(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b1b0)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
uae_u32 dstreg = opcode & 7;
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = get_disp_ea(m68k_areg(regs, dstreg));
{ uae_s32 dst = get_long(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s32)(src)) == 0;
NFLG = ((uae_s32)(src)) < 0;
put_long(dsta,src);
}}}}}
void REGPARAM2 CPU_OP_NAME(_b1b8)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = (uae_s32)(uae_s16)nextiword();
uae_s32 dst = get_long(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s32)(src)) == 0;
NFLG = ((uae_s32)(src)) < 0;
put_long(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b1b9)(uae_u32 opcode) /* EOR */
{
uae_u32 srcreg = ((opcode >> 9) & 7);
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ uaecptr dsta = nextilong();
uae_s32 dst = get_long(dsta);
src ^= dst;
VFLG = CFLG = 0;
ZFLG = ((uae_s32)(src)) == 0;
NFLG = ((uae_s32)(src)) < 0;
put_long(dsta,src);
}}}}
void REGPARAM2 CPU_OP_NAME(_b1c0)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s32 src = m68k_dreg(regs, srcreg);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1c8)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s32 src = m68k_areg(regs, srcreg);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1d0)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1d8)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s32 src = get_long(srca);
{ m68k_areg(regs, srcreg) += 4;
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1e0)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ m68k_areg(regs, srcreg) -= 4;
{ uaecptr srca = m68k_areg(regs, srcreg);
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1e8)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_areg(regs, srcreg) + (uae_s32)(uae_s16)nextiword();
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1f0)(uae_u32 opcode) /* CMPA */
{
uae_u32 srcreg = (opcode & 7);
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_areg(regs, srcreg));
{ uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1f8)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = (uae_s32)(uae_s16)nextiword();
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1f9)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = nextilong();
uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1fa)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = m68k_getpc();
srca += (uae_s32)(uae_s16)nextiword();
{ uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1fb)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uaecptr srca = get_disp_ea(m68k_getpc());
{ uae_s32 src = get_long(srca);
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}}
void REGPARAM2 CPU_OP_NAME(_b1fc)(uae_u32 opcode) /* CMPA */
{
uae_u32 dstreg = (opcode >> 9) & 7;
{{ uae_s32 src = nextilong();
{ uae_s32 dst = m68k_areg(regs, dstreg);
{{uae_u32 newv = ((uae_s32)(dst)) - ((uae_s32)(src));
{ int flgs = ((uae_s32)(src)) < 0;
int flgo = ((uae_s32)(dst)) < 0;
int flgn = ((uae_s32)(newv)) < 0;
ZFLG = ((uae_s32)(newv)) == 0;
VFLG = (flgs != flgo) && (flgn != flgo);
CFLG = ((uae_u32)(src)) > ((uae_u32)(dst));
NFLG = flgn != 0;
}}}}}}}
#endif
Reference in New Issue View Git Blame Kopiuj bezpośredni odnośnik